Home Explore Help
Register Sign In
lqb
/
rt-thread
mirror of https://gitee.com/rtthread/rt-thread.git
1
0
Fork 0
Files Issues 0 Wiki
Tree: b28cbeffb8
Branches Tags
rt-thread
/
bsp
/
stm32_radio
/
Libraries
/
Mass_Storage
/
inc
/
usb_conf.h

usb_conf.h 5.1 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132 
  1. /******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
    2. 

  2. * File Name          : usb_conf.h
    3. 

  3. * Author             : MCD Application Team
    4. 

  4. * Version            : V3.1.0
    5. 

  5. * Date               : 10/30/2009
    6. 

  6. * Description        : Mass Storage Demo configuration header
    7. 

  7. ********************************************************************************
    8. 

  8. * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
    9. 

  9. * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
    10. 

  10. * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
    11. 

  11. * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
    12. 

  12. * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
    13. 

  13. * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
    14. 

  14. *******************************************************************************/
    15. 

  15. /* Define to prevent recursive inclusion -------------------------------------*/
    16. 

  16. #ifndef __USB_CONF_H
    17. 

  17. #define __USB_CONF_H
    18. 

  18. 

  19. /*-------------------------------------------------------------*/
    20. 

  20. /* EP_NUM */
    21. 

  21. /* defines how many endpoints are used by the device */
    22. 

  22. /*-------------------------------------------------------------*/
    23. 

  23. #define EP_NUM                          (3)
    24. 

  24. 

  25. #ifndef STM32F10X_CL
    26. 

  26. /*-------------------------------------------------------------*/
    27. 

  27. /* --------------   Buffer Description Table  -----------------*/
    28. 

  28. /*-------------------------------------------------------------*/
    29. 

  29. /* buffer table base address */
    30. 

  30. 

  31. #define BTABLE_ADDRESS      (0x00)
    32. 

  32. 

  33. /* EP0  */
    34. 

  34. /* rx/tx buffer base address */
    35. 

  35. #define ENDP0_RXADDR        (0x18)
    36. 

  36. #define ENDP0_TXADDR        (0x58)
    37. 

  37. 

  38. /* EP1  */
    39. 

  39. /* tx buffer base address */
    40. 

  40. #define ENDP1_TXADDR        (0x98)
    41. 

  41. 

  42. /* EP2  */
    43. 

  43. /* Rx buffer base address */
    44. 

  44. #define ENDP2_RXADDR        (0xD8)
    45. 

  45. 

  46. 

  47. /* ISTR events */
    48. 

  48. /* IMR_MSK */
    49. 

  49. /* mask defining which events has to be handled */
    50. 

  50. /* by the device application software */
    51. 

  51. #define IMR_MSK (CNTR_CTRM  | CNTR_RESETM)
    52. 

  52. #endif /* STM32F10X_CL */
    53. 

  53. 

  54. /* CTR service routines */
    55. 

  55. /* associated to defined endpoints */
    56. 

  56. //#define  EP1_IN_Callback   NOP_Process
    57. 

  57. #define  EP2_IN_Callback   NOP_Process
    58. 

  58. #define  EP3_IN_Callback   NOP_Process
    59. 

  59. #define  EP4_IN_Callback   NOP_Process
    60. 

  60. #define  EP5_IN_Callback   NOP_Process
    61. 

  61. #define  EP6_IN_Callback   NOP_Process
    62. 

  62. #define  EP7_IN_Callback   NOP_Process
    63. 

  63. 

  64. 

  65. #define  EP1_OUT_Callback   NOP_Process
    66. 

  66. //#define  EP2_OUT_Callback   NOP_Process
    67. 

  67. #define  EP3_OUT_Callback  NOP_Process
    68. 

  68. #define  EP4_OUT_Callback   NOP_Process
    69. 

  69. #define  EP5_OUT_Callback   NOP_Process
    70. 

  70. #define  EP6_OUT_Callback   NOP_Process
    71. 

  71. #define  EP7_OUT_Callback   NOP_Process
    72. 

  72. 

  73. #ifdef STM32F10X_CL
    74. 

  74. 

  75. /* OTGD-FS-DEVICE IP interrupts Enable definitions */
    76. 

  76. /* Uncomment the define to enable the selected interrupt */
    77. 

  77. //#define INTR_MODEMISMATCH
    78. 

  78. #define INTR_SOFINTR
    79. 

  79. #define INTR_RXSTSQLVL           /* Mandatory */
    80. 

  80. //#define INTR_NPTXFEMPTY
    81. 

  81. //#define INTR_GINNAKEFF
    82. 

  82. //#define INTR_GOUTNAKEFF
    83. 

  83. //#define INTR_ERLYSUSPEND
    84. 

  84. #define INTR_USBSUSPEND          /* Mandatory */
    85. 

  85. #define INTR_USBRESET            /* Mandatory */
    86. 

  86. #define INTR_ENUMDONE            /* Mandatory */
    87. 

  87. //#define INTR_ISOOUTDROP
    88. 

  88. #define INTR_EOPFRAME
    89. 

  89. //#define INTR_EPMISMATCH
    90. 

  90. #define INTR_INEPINTR            /* Mandatory */
    91. 

  91. #define INTR_OUTEPINTR           /* Mandatory */
    92. 

  92. //#define INTR_INCOMPLISOIN
    93. 

  93. //#define INTR_INCOMPLISOOUT
    94. 

  94. #define INTR_WKUPINTR            /* Mandatory */
    95. 

  95. 

  96. /* OTGD-FS-DEVICE IP interrupts subroutines */
    97. 

  97. /* Comment the define to enable the selected interrupt subroutine and replace it
    98. 

  98.    by user code */
    99. 

  99. #define  INTR_MODEMISMATCH_Callback      NOP_Process
    100. 

  100. #define  INTR_SOFINTR_Callback           NOP_Process
    101. 

  101. #define  INTR_RXSTSQLVL_Callback         NOP_Process
    102. 

  102. #define  INTR_NPTXFEMPTY_Callback        NOP_Process
    103. 

  103. #define  INTR_NPTXFEMPTY_Callback        NOP_Process
    104. 

  104. #define  INTR_GINNAKEFF_Callback         NOP_Process
    105. 

  105. #define  INTR_GOUTNAKEFF_Callback        NOP_Process
    106. 

  106. #define  INTR_ERLYSUSPEND_Callback       NOP_Process
    107. 

  107. #define  INTR_USBSUSPEND_Callback        NOP_Process
    108. 

  108. #define  INTR_USBRESET_Callback          NOP_Process
    109. 

  109. #define  INTR_ENUMDONE_Callback          NOP_Process
    110. 

  110. #define  INTR_ISOOUTDROP_Callback        NOP_Process
    111. 

  111. #define  INTR_EOPFRAME_Callback          NOP_Process
    112. 

  112. #define  INTR_EPMISMATCH_Callback        NOP_Process
    113. 

  113. #define  INTR_INEPINTR_Callback          NOP_Process
    114. 

  114. #define  INTR_OUTEPINTR_Callback         NOP_Process
    115. 

  115. #define  INTR_INCOMPLISOIN_Callback      NOP_Process
    116. 

  116. #define  INTR_INCOMPLISOOUT_Callback     NOP_Process
    117. 

  117. #define  INTR_WKUPINTR_Callback          NOP_Process
    118. 

  118. 

  119. /* Isochronous data update */
    120. 

  120. #define  INTR_RXSTSQLVL_ISODU_Callback   NOP_Process  
    121. 

  121. 

  122. /* Isochronous transfer parameters */
    123. 

  123. /* Size of a single Isochronous buffer (size of a single transfer) */
    124. 

  124. #define ISOC_BUFFER_SZE                  1
    125. 

  125. /* Number of sub-buffers (number of single buffers/transfers), should be even */
    126. 

  126. #define NUM_SUB_BUFFERS                  2
    127. 

  127. 

  128. #endif /* STM32F10X_CL */
    129. 

  129. 

  130. #endif /* __USB_CONF_H */
    131. 

  131. 

  132. /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
    133.