123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271 |
- /*
- * Copyright (c) 2022 OpenLuat & AirM2M
- *
- * Permission is hereby granted, free of charge, to any person obtaining a copy of
- * this software and associated documentation files (the "Software"), to deal in
- * the Software without restriction, including without limitation the rights to
- * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
- * the Software, and to permit persons to whom the Software is furnished to do so,
- * subject to the following conditions:
- *
- * The above copyright notice and this permission notice shall be included in all
- * copies or substantial portions of the Software.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
- * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
- * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
- * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
- * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- */
- .syntax unified
- .cpu cortex-m4
- .fpu softvfp
- .thumb
- .global g_pfnVectors
- .global Default_Handler
- /* start address for the initialization values of the .data section.
- defined in linker script */
- .word _sidata
- /* start address for the .data section. defined in linker script */
- .word _sdata
- /* end address for the .data section. defined in linker script */
- .word _edata
- /* start address for the .bss section. defined in linker script */
- .word _sbss
- /* end address for the .bss section. defined in linker script */
- .word _ebss
- /* stack used for SystemInit_ExtMemCtl; always internal RAM used */
- /**
- * @brief This is the code that gets called when the processor first
- * starts execution following a reset event. Only the absolutely
- * necessary set is performed, after which the application
- * supplied main() routine is called.
- * @param None
- * @retval : None
- */
- .section .text.Reset_Handler
- .weak Reset_Handler
- .type Reset_Handler, %function
- Reset_Handler:
- ldr sp, =_estack /* set stack pointer */
- /* Copy the data segment initializers from flash to SRAM */
- ldr r0, =_sdata
- ldr r1, =_edata
- ldr r2, =_sidata
- movs r3, #0
- b LoopCopyDataInit
- CopyDataInit:
- ldr r4, [r2, r3]
- str r4, [r0, r3]
- adds r3, r3, #4
- LoopCopyDataInit:
- adds r4, r0, r3
- cmp r4, r1
- bcc CopyDataInit
-
- /* Zero fill the bss segment. */
- ldr r2, =_sbss
- ldr r4, =_ebss
- movs r3, #0
- b LoopFillZerobss
- FillZerobss:
- str r3, [r2]
- adds r2, r2, #4
- LoopFillZerobss:
- cmp r2, r4
- bcc FillZerobss
- /* Call the clock system intitialization function.*/
- bl SystemInit
- /* Call static constructors */
- bl __libc_init_array
- /* Call the application's entry point.*/
- bl entry
- bx lr
- .size Reset_Handler, .-Reset_Handler
- /**
- * @brief This is the code that gets called when the processor receives an
- * unexpected interrupt. This simply enters an infinite loop, preserving
- * the system state for examination by a debugger.
- * @param None
- * @retval None
- */
- .section .text.Default_Handler,"ax",%progbits
- Default_Handler:
- Infinite_Loop:
- b Infinite_Loop
- .size Default_Handler, .-Default_Handler
- /******************************************************************************
- *
- * The minimal vector table for a Cortex M3. Note that the proper constructs
- * must be placed on this to ensure that it ends up at physical address
- * 0x0000.0000.
- *
- *******************************************************************************/
- .section .isr_vector,"a",%progbits
- .type g_pfnVectors, %object
- .size g_pfnVectors, .-g_pfnVectors
-
-
- g_pfnVectors:
- .word _estack
- .word Reset_Handler
- .word HardFault_Handler
- .word HardFault_Handler
- .word HardFault_Handler
- .word HardFault_Handler
- .word HardFault_Handler
- .word 0
- .word 0
- .word 0
- .word 0
- .word SVC_Handler
- .word DebugMon_Handler
- .word 0
- .word PendSV_Handler
- .word SysTick_Handler
-
- /* External Interrupts */
- .word ISR_GlobalHandler /* Window WatchDog */
- .word ISR_GlobalHandler /* PVD through EXTI Line detection */
- .word ISR_GlobalHandler /* Tamper and TimeStamps through the EXTI line */
- .word ISR_GlobalHandler /* RTC Wakeup through the EXTI line */
- .word ISR_GlobalHandler /* FLASH */
- .word ISR_GlobalHandler /* RCC */
- .word ISR_GlobalHandler /* EXTI Line0 */
- .word ISR_GlobalHandler /* EXTI Line1 */
- .word ISR_GlobalHandler /* EXTI Line2 */
- .word ISR_GlobalHandler /* EXTI Line3 */
- .word ISR_GlobalHandler /* EXTI Line4 */
- .word ISR_GlobalHandler /* DMA1 Stream 0 */
- .word ISR_GlobalHandler /* DMA1 Stream 1 */
- .word ISR_GlobalHandler /* DMA1 Stream 2 */
- .word ISR_GlobalHandler /* DMA1 Stream 3 */
- .word ISR_GlobalHandler /* DMA1 Stream 4 */
- .word ISR_GlobalHandler /* DMA1 Stream 5 */
- .word ISR_GlobalHandler /* DMA1 Stream 6 */
- .word ISR_GlobalHandler /* ADC1, ADC2 and ADC3s */
- .word ISR_GlobalHandler /* CAN1 TX */
- .word ISR_GlobalHandler /* CAN1 RX0 */
- .word ISR_GlobalHandler /* CAN1 RX1 */
- .word ISR_GlobalHandler /* CAN1 SCE */
- .word ISR_GlobalHandler /* External Line[9:5]s */
- .word ISR_GlobalHandler /* TIM1 Break and TIM9 */
- .word ISR_GlobalHandler /* TIM1 Update and TIM10 */
- .word ISR_GlobalHandler /* TIM1 Trigger and Commutation and TIM11 */
- .word ISR_GlobalHandler /* TIM1 Capture Compare */
- .word ISR_GlobalHandler /* TIM2 */
- .word ISR_GlobalHandler /* TIM3 */
- .word ISR_GlobalHandler /* TIM4 */
- .word ISR_GlobalHandler /* I2C1 Event */
- .word ISR_GlobalHandler /* I2C1 Error */
- .word ISR_GlobalHandler /* I2C2 Event */
- .word ISR_GlobalHandler /* I2C2 Error */
- .word ISR_GlobalHandler /* SPI1 */
- .word ISR_GlobalHandler /* SPI2 */
- .word ISR_GlobalHandler /* USART1 */
- .word ISR_GlobalHandler /* USART2 */
- .word ISR_GlobalHandler /* USART3 */
- .word ISR_GlobalHandler /* External Line[15:10]s */
- .word ISR_GlobalHandler /* RTC Alarm (A and B) through EXTI Line */
- .word ISR_GlobalHandler /* USB OTG FS Wakeup through EXTI line */
- .word ISR_GlobalHandler /* TIM8 Break and TIM12 */
- .word ISR_GlobalHandler /* TIM8 Update and TIM13 */
- .word ISR_GlobalHandler /* TIM8 Trigger and Commutation and TIM14 */
- .word ISR_GlobalHandler /* TIM8 Capture Compare */
- .word ISR_GlobalHandler /* DMA1 Stream7 */
- .word ISR_GlobalHandler /* FSMC */
- .word ISR_GlobalHandler /* SDIO */
- .word ISR_GlobalHandler /* TIM5 */
- .word ISR_GlobalHandler /* SPI3 */
- .word ISR_GlobalHandler /* UART4 */
- .word ISR_GlobalHandler /* UART5 */
- .word ISR_GlobalHandler /* TIM6 and DAC1&2 underrun errors */
- .word ISR_GlobalHandler /* TIM7 */
- .word ISR_GlobalHandler /* DMA2 Stream 0 */
- .word ISR_GlobalHandler /* DMA2 Stream 1 */
- .word ISR_GlobalHandler /* DMA2 Stream 2 */
- .word ISR_GlobalHandler /* DMA2 Stream 3 */
- .word ISR_GlobalHandler /* DMA2 Stream 4 */
- .word ISR_GlobalHandler /* Ethernet */
- .word ISR_GlobalHandler /* Ethernet Wakeup through EXTI line */
- .word ISR_GlobalHandler /* CAN2 TX */
- .word ISR_GlobalHandler /* CAN2 RX0 */
- .word ISR_GlobalHandler /* CAN2 RX1 */
- .word ISR_GlobalHandler /* CAN2 SCE */
- .word ISR_GlobalHandler /* USB OTG FS */
- .word ISR_GlobalHandler /* DMA2 Stream 5 */
- .word ISR_GlobalHandler /* DMA2 Stream 6 */
- .word ISR_GlobalHandler /* DMA2 Stream 7 */
- .word ISR_GlobalHandler /* USART6 */
- .word ISR_GlobalHandler /* I2C3 event */
- .word ISR_GlobalHandler /* I2C3 error */
- .word ISR_GlobalHandler /* USB OTG HS End Point 1 Out */
- .word ISR_GlobalHandler /* USB OTG HS End Point 1 In */
- .word ISR_GlobalHandler /* USB OTG HS Wakeup through EXTI */
- .word ISR_GlobalHandler /* USB OTG HS */
- .word ISR_GlobalHandler /* DCMI */
- .word ISR_GlobalHandler /* CRYP crypto */
- .word ISR_GlobalHandler /* Hash and Rng */
- .word ISR_GlobalHandler /* FPU */
- .word ISR_GlobalHandler /* UART7 */
- .word ISR_GlobalHandler /* UART8 */
- .word ISR_GlobalHandler /* SPI4 */
- .word ISR_GlobalHandler /* SPI5 */
- .word ISR_GlobalHandler /* SPI6 */
- .word ISR_GlobalHandler /* SAI1 */
- .word ISR_GlobalHandler /* LTDC_IRQHandler */
- .word ISR_GlobalHandler /* LTDC_ER_IRQHandler */
- .word ISR_GlobalHandler /* DMA2D
-
- /*******************************************************************************
- *
- * Provide weak aliases for each Exception handler to the Default_Handler.
- * As they are weak aliases, any function with the same name will override
- * this definition.
- *
- *******************************************************************************/
- .weak NMI_Handler
- .thumb_set NMI_Handler,Default_Handler
-
- .weak HardFault_Handler
- .thumb_set HardFault_Handler,Default_Handler
-
- .weak MemManage_Handler
- .thumb_set MemManage_Handler,Default_Handler
-
- .weak BusFault_Handler
- .thumb_set BusFault_Handler,Default_Handler
- .weak UsageFault_Handler
- .thumb_set UsageFault_Handler,Default_Handler
- .weak SVC_Handler
- .thumb_set SVC_Handler,Default_Handler
- .weak DebugMon_Handler
- .thumb_set DebugMon_Handler,Default_Handler
- .weak PendSV_Handler
- .thumb_set PendSV_Handler,Default_Handler
- .weak SysTick_Handler
- .thumb_set SysTick_Handler,Default_Handler
-
|