123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359 |
- ;******************************************************************************
- ;
- ;! @file startup_keil.s
- ;!
- ;! @brief Definitions for Apollo2 interrupt handlers, the vector table, and the stack.
- ;
- ;******************************************************************************
- ;******************************************************************************
- ;
- ; Copyright (c) 2017, Ambiq Micro
- ; All rights reserved.
- ;
- ; Redistribution and use in source and binary forms, with or without
- ; modification, are permitted provided that the following conditions are met:
- ;
- ; 1. Redistributions of source code must retain the above copyright notice,
- ; this list of conditions and the following disclaimer.
- ;
- ; 2. Redistributions in binary form must reproduce the above copyright
- ; notice, this list of conditions and the following disclaimer in the
- ; documentation and/or other materials provided with the distribution.
- ;
- ; 3. Neither the name of the copyright holder nor the names of its
- ; contributors may be used to endorse or promote products derived from this
- ; software without specific prior written permission.
- ;
- ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- ; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- ; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- ; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- ; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- ; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- ; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- ; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- ; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- ; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- ; POSSIBILITY OF SUCH DAMAGE.
- ;
- ; This is part of revision 1.2.9 of the AmbiqSuite Development Package.
- ;
- ;******************************************************************************
- ;******************************************************************************
- ;
- ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
- ;************************************************************************
- Stack EQU 0x00001000
- ;******************************************************************************
- ;
- ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
- ;
- ;******************************************************************************
- Heap EQU 0x00000000
- ;******************************************************************************
- ;
- ; Allocate space for the stack.
- ;
- ;******************************************************************************
- AREA STACK, NOINIT, READWRITE, ALIGN=3
- StackMem
- SPACE Stack
- __initial_sp
- ;******************************************************************************
- ;
- ; Allocate space for the heap.
- ;
- ;******************************************************************************
- AREA HEAP, NOINIT, READWRITE, ALIGN=3
- __heap_base
- HeapMem
- SPACE Heap
- __heap_limit
- ;******************************************************************************
- ;
- ; Indicate that the code in this file preserves 8-byte alignment of the stack.
- ;
- ;******************************************************************************
- PRESERVE8
- ;******************************************************************************
- ;
- ; Place code into the reset code section.
- ;
- ;******************************************************************************
- AREA RESET, CODE, READONLY
- THUMB
- ;******************************************************************************
- ;
- ; The vector table.
- ;
- ;******************************************************************************
- ;
- ; Note: Aliasing and weakly exporting am_mpufault_isr, am_busfault_isr, and
- ; am_usagefault_isr does not work if am_fault_isr is defined externally.
- ; Therefore, we'll explicitly use am_fault_isr in the table for those vectors.
- ;
- EXPORT __Vectors
- __Vectors
- DCD StackMem + Stack ; Top of Stack
- DCD Reset_Handler ; Reset Handler
- DCD NMI_Handler ; NMI Handler
- DCD HardFault_Handler ; Hard Fault Handler
- DCD MemoryManagement_Handler ; The MPU fault handler
- DCD BusFault_Handler ; The bus fault handler
- DCD UsageFault_Handler ; The usage fault handler
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD SVC_Handler ; SVCall handler
- DCD DebugMon_Handler ; Debug monitor handler
- DCD 0 ; Reserved
- DCD PendSV_Handler ; The PendSV handler
- DCD SysTick_Handler ; The SysTick handler
- ; Peripheral Interrupts
- DCD am_brownout_isr ; 0: Reserved
- DCD am_watchdog_isr ; 1: Reserved
- DCD am_clkgen_isr ; 2: CLKGEN
- DCD am_vcomp_isr ; 3: Voltage Comparator
- DCD am_ioslave_ios_isr ; 4: I/O Slave general
- DCD am_ioslave_acc_isr ; 5: I/O Slave access
- DCD am_iomaster0_isr ; 6: I/O Master 0
- DCD am_iomaster1_isr ; 7: I/O Master 1
- DCD am_iomaster2_isr ; 8: I/O Master 2
- DCD am_iomaster3_isr ; 9: I/O Master 3
- DCD am_iomaster4_isr ; 10: I/O Master 4
- DCD am_iomaster5_isr ; 11: I/O Master 5
- DCD am_gpio_isr ; 12: GPIO
- DCD am_ctimer_isr ; 13: CTIMER
- DCD am_uart0_isr ; 14: UART0
- DCD am_uart1_isr ; 15: UART1
- DCD am_adc_isr ; 16: ADC
- DCD am_pdm_isr ; 17: PDM
- DCD am_stimer_isr ; 18: SYSTEM TIMER
- DCD am_stimer_cmpr0_isr ; 19: SYSTEM TIMER COMPARE0
- DCD am_stimer_cmpr1_isr ; 20: SYSTEM TIMER COMPARE1
- DCD am_stimer_cmpr2_isr ; 21: SYSTEM TIMER COMPARE2
- DCD am_stimer_cmpr3_isr ; 22: SYSTEM TIMER COMPARE3
- DCD am_stimer_cmpr4_isr ; 23: SYSTEM TIMER COMPARE4
- DCD am_stimer_cmpr5_isr ; 24: SYSTEM TIMER COMPARE5
- DCD am_stimer_cmpr6_isr ; 25: SYSTEM TIMER COMPARE6
- DCD am_stimer_cmpr7_isr ; 26: SYSTEM TIMER COMPARE7
- DCD am_flash_isr ; 27: FLASH
- DCD am_software0_isr ; 28: SOFTWARE0
- DCD am_software1_isr ; 29: SOFTWARE1
- DCD am_software2_isr ; 30: SOFTWARE2
- DCD am_software3_isr ; 31: SOFTWARE3
- __Vectors_End
- __Vectors_Size EQU __Vectors_End - __Vectors
- ;******************************************************************************
- ;
- ; This is the code that gets called when the processor first starts execution
- ; following a reset event.
- ;
- ;******************************************************************************
- Reset_Handler PROC
- EXPORT Reset_Handler [WEAK]
- IMPORT __main
- ; Enable the FPU.
- MOVW R0, #0xED88
- MOVT R0, #0xE000
- LDR R1, [R0]
- ORR R1, #0x00F00000
- STR R1, [R0]
- DSB
- ISB
- ; Branch to main.
- LDR R0, =__main
- BX R0
- ENDP
- ;******************************************************************************
- ;
- ; Weak Exception Handlers.
- ;
- ;******************************************************************************
- NMI_Handler PROC
- EXPORT NMI_Handler [WEAK]
- B .
- ENDP
- HardFault_Handler\
- PROC
- EXPORT HardFault_Handler [WEAK]
- B .
- ENDP
- MemoryManagement_Handler\
- PROC
- EXPORT MemoryManagement_Handler [WEAK]
- B .
- ENDP
- BusFault_Handler\
- PROC
- EXPORT BusFault_Handler [WEAK]
- B .
- ENDP
- UsageFault_Handler\
- PROC
- EXPORT UsageFault_Handler [WEAK]
- B .
- ENDP
- SVC_Handler PROC
- EXPORT SVC_Handler [WEAK]
- B .
- ENDP
- DebugMon_Handler\
- PROC
- EXPORT DebugMon_Handler [WEAK]
- B .
- ENDP
- PendSV_Handler PROC
- EXPORT PendSV_Handler [WEAK]
- B .
- ENDP
- SysTick_Handler PROC
- EXPORT SysTick_Handler [WEAK]
- B .
- ENDP
- am_default_isr PROC
- EXPORT am_brownout_isr [WEAK]
- EXPORT am_watchdog_isr [WEAK]
- EXPORT am_clkgen_isr [WEAK]
- EXPORT am_vcomp_isr [WEAK]
- EXPORT am_ioslave_ios_isr [WEAK]
- EXPORT am_ioslave_acc_isr [WEAK]
- EXPORT am_iomaster0_isr [WEAK]
- EXPORT am_iomaster1_isr [WEAK]
- EXPORT am_iomaster2_isr [WEAK]
- EXPORT am_iomaster3_isr [WEAK]
- EXPORT am_iomaster4_isr [WEAK]
- EXPORT am_iomaster5_isr [WEAK]
- EXPORT am_gpio_isr [WEAK]
- EXPORT am_ctimer_isr [WEAK]
- EXPORT am_uart0_isr [WEAK]
- EXPORT am_uart1_isr [WEAK]
- EXPORT am_adc_isr [WEAK]
- EXPORT am_pdm_isr [WEAK]
- EXPORT am_stimer_isr [WEAK]
- EXPORT am_stimer_cmpr0_isr [WEAK]
- EXPORT am_stimer_cmpr1_isr [WEAK]
- EXPORT am_stimer_cmpr2_isr [WEAK]
- EXPORT am_stimer_cmpr3_isr [WEAK]
- EXPORT am_stimer_cmpr4_isr [WEAK]
- EXPORT am_stimer_cmpr5_isr [WEAK]
- EXPORT am_stimer_cmpr6_isr [WEAK]
- EXPORT am_stimer_cmpr7_isr [WEAK]
- EXPORT am_flash_isr [WEAK]
- EXPORT am_software0_isr [WEAK]
- EXPORT am_software1_isr [WEAK]
- EXPORT am_software2_isr [WEAK]
- EXPORT am_software3_isr [WEAK]
- am_brownout_isr
- am_watchdog_isr
- am_clkgen_isr
- am_vcomp_isr
- am_ioslave_ios_isr
- am_ioslave_acc_isr
- am_iomaster0_isr
- am_iomaster1_isr
- am_iomaster2_isr
- am_iomaster3_isr
- am_iomaster4_isr
- am_iomaster5_isr
- am_gpio_isr
- am_ctimer_isr
- am_uart0_isr
- am_uart1_isr
- am_adc_isr
- am_pdm_isr
- am_stimer_isr
- am_stimer_cmpr0_isr
- am_stimer_cmpr1_isr
- am_stimer_cmpr2_isr
- am_stimer_cmpr3_isr
- am_stimer_cmpr4_isr
- am_stimer_cmpr5_isr
- am_stimer_cmpr6_isr
- am_stimer_cmpr7_isr
- am_flash_isr
- am_software0_isr
- am_software1_isr
- am_software2_isr
- am_software3_isr
- ; all device interrupts go here unless the weak label is over
- ; ridden in the linker hard spin so the debugger will know it
- ; was an unhandled interrupt request a come-from-buffer or
- ; instruction trace hardware would sure be nice if you get here
- B .
- ENDP
- ;******************************************************************************
- ;
- ; Align the end of the section.
- ;
- ;******************************************************************************
- ALIGN
- ;******************************************************************************
- ;
- ; Initialization of the heap and stack.
- ;
- ;******************************************************************************
- AREA |.text|, CODE, READONLY
- ;******************************************************************************
- ;
- ; User Initial Stack & Heap.
- ;
- ;******************************************************************************
- IF :DEF: __MICROLIB
- EXPORT __initial_sp
- EXPORT __heap_base
- EXPORT __heap_limit
- ELSE
- IMPORT __use_two_region_memory
- EXPORT __user_initial_stackheap
- __user_initial_stackheap PROC
- LDR R0, =HeapMem
- LDR R1, =(StackMem + Stack)
- LDR R2, =(HeapMem + Heap)
- LDR R3, =StackMem
- BX LR
- ENDP
- ENDIF
- ;******************************************************************************
- ;
- ; Align the end of the section.
- ;
- ;******************************************************************************
- ALIGN
- ;******************************************************************************
- ;
- ; All Done
- ;
- ;******************************************************************************
- END
|