drv_usart.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2009-01-05 Bernard the first version
  9. * 2010-03-29 Bernard remove interrupt Tx and DMA Rx mode
  10. * 2012-02-08 aozima update for F4.
  11. * 2012-07-28 aozima update for ART board.
  12. * 2016-05-28 armink add DMA Rx mode
  13. */
  14. #include <gd32f4xx.h>
  15. #include <drv_usart.h>
  16. #include <board.h>
  17. #ifdef RT_USING_SERIAL
  18. #if !defined(BSP_USING_UART0) && !defined(BSP_USING_UART1) && \
  19. !defined(BSP_USING_UART2) && !defined(BSP_USING_UART3) && \
  20. !defined(BSP_USING_UART4) && !defined(BSP_USING_UART5) && \
  21. !defined(BSP_USING_UART6) && !defined(BSP_USING_UART7)
  22. #error "Please define at least one UARTx"
  23. #endif
  24. #include <rtdevice.h>
  25. /* GD32 uart driver */
  26. // Todo: compress uart info
  27. struct gd32_uart
  28. {
  29. uint32_t uart_periph; //Todo: 3bits
  30. IRQn_Type irqn; //Todo: 7bits
  31. rcu_periph_enum per_clk; //Todo: 5bits
  32. rcu_periph_enum tx_gpio_clk; //Todo: 5bits
  33. rcu_periph_enum rx_gpio_clk; //Todo: 5bits
  34. uint32_t tx_port; //Todo: 4bits
  35. uint16_t tx_af; //Todo: 4bits
  36. uint16_t tx_pin; //Todo: 4bits
  37. uint32_t rx_port; //Todo: 4bits
  38. uint16_t rx_af; //Todo: 4bits
  39. uint16_t rx_pin; //Todo: 4bits
  40. struct rt_serial_device * serial;
  41. char *device_name;
  42. };
  43. static void uart_isr(struct rt_serial_device *serial);
  44. #if defined(BSP_USING_UART0)
  45. struct rt_serial_device serial0;
  46. void USART0_IRQHandler(void)
  47. {
  48. /* enter interrupt */
  49. rt_interrupt_enter();
  50. uart_isr(&serial0);
  51. /* leave interrupt */
  52. rt_interrupt_leave();
  53. }
  54. #endif /* BSP_USING_UART0 */
  55. #if defined(BSP_USING_UART1)
  56. struct rt_serial_device serial1;
  57. void USART1_IRQHandler(void)
  58. {
  59. /* enter interrupt */
  60. rt_interrupt_enter();
  61. uart_isr(&serial1);
  62. /* leave interrupt */
  63. rt_interrupt_leave();
  64. }
  65. #endif /* BSP_USING_UART1 */
  66. #if defined(BSP_USING_UART2)
  67. struct rt_serial_device serial2;
  68. void USART2_IRQHandler(void)
  69. {
  70. /* enter interrupt */
  71. rt_interrupt_enter();
  72. uart_isr(&serial2);
  73. /* leave interrupt */
  74. rt_interrupt_leave();
  75. }
  76. #endif /* BSP_USING_UART2 */
  77. #if defined(BSP_USING_UART3)
  78. struct rt_serial_device serial3;
  79. void UART3_IRQHandler(void)
  80. {
  81. /* enter interrupt */
  82. rt_interrupt_enter();
  83. uart_isr(&serial3);
  84. /* leave interrupt */
  85. rt_interrupt_leave();
  86. }
  87. #endif /* BSP_USING_UART3 */
  88. #if defined(BSP_USING_UART4)
  89. struct rt_serial_device serial4;
  90. void UART4_IRQHandler(void)
  91. {
  92. /* enter interrupt */
  93. rt_interrupt_enter();
  94. uart_isr(&serial4);
  95. /* leave interrupt */
  96. rt_interrupt_leave();
  97. }
  98. #endif /* BSP_USING_UART4 */
  99. #if defined(BSP_USING_UART5)
  100. struct rt_serial_device serial5;
  101. void USART5_IRQHandler(void)
  102. {
  103. /* enter interrupt */
  104. rt_interrupt_enter();
  105. uart_isr(&serial5);
  106. /* leave interrupt */
  107. rt_interrupt_leave();
  108. }
  109. #endif /* BSP_USING_UART5 */
  110. #if defined(BSP_USING_UART6)
  111. struct rt_serial_device serial6;
  112. void UART6_IRQHandler(void)
  113. {
  114. /* enter interrupt */
  115. rt_interrupt_enter();
  116. uart_isr(&serial6);
  117. /* leave interrupt */
  118. rt_interrupt_leave();
  119. }
  120. #endif /* BSP_USING_UART6 */
  121. #if defined(BSP_USING_UART7)
  122. struct rt_serial_device serial7;
  123. void UART7_IRQHandler(void)
  124. {
  125. /* enter interrupt */
  126. rt_interrupt_enter();
  127. uart_isr(&serial7);
  128. /* leave interrupt */
  129. rt_interrupt_leave();
  130. }
  131. #endif /* BSP_USING_UART7 */
  132. static const struct gd32_uart uarts[] = {
  133. #ifdef BSP_USING_UART0
  134. {
  135. USART0, // uart peripheral index
  136. USART0_IRQn, // uart iqrn
  137. RCU_USART0, RCU_GPIOA, RCU_GPIOA, // periph clock, tx gpio clock, rt gpio clock
  138. GPIOA, GPIO_AF_7, GPIO_PIN_9, // tx port, tx alternate, tx pin
  139. GPIOA, GPIO_AF_7, GPIO_PIN_10, // rx port, rx alternate, rx pin
  140. &serial0,
  141. "uart0",
  142. },
  143. #endif
  144. #ifdef BSP_USING_UART1
  145. {
  146. USART1, // uart peripheral index
  147. USART1_IRQn, // uart iqrn
  148. RCU_USART1, RCU_GPIOA, RCU_GPIOA, // periph clock, tx gpio clock, rt gpio clock
  149. GPIOA, GPIO_AF_7, GPIO_PIN_2, // tx port, tx alternate, tx pin
  150. GPIOA, GPIO_AF_7, GPIO_PIN_3, // rx port, rx alternate, rx pin
  151. &serial1,
  152. "uart1",
  153. },
  154. #endif
  155. #ifdef BSP_USING_UART2
  156. {
  157. USART2, // uart peripheral index
  158. USART2_IRQn, // uart iqrn
  159. RCU_USART2, RCU_GPIOB, RCU_GPIOB, // periph clock, tx gpio clock, rt gpio clock
  160. GPIOB, GPIO_AF_7, GPIO_PIN_10, // tx port, tx alternate, tx pin
  161. GPIOB, GPIO_AF_7, GPIO_PIN_11, // rx port, rx alternate, rx pin
  162. &serial2,
  163. "uart2",
  164. },
  165. #endif
  166. #ifdef BSP_USING_UART3
  167. {
  168. UART3, // uart peripheral index
  169. UART3_IRQn, // uart iqrn
  170. RCU_UART3, RCU_GPIOC, RCU_GPIOC, // periph clock, tx gpio clock, rt gpio clock
  171. GPIOC, GPIO_AF_8, GPIO_PIN_10, // tx port, tx alternate, tx pin
  172. GPIOC, GPIO_AF_8, GPIO_PIN_11, // rx port, rx alternate, rx pin
  173. &serial3,
  174. "uart3",
  175. },
  176. #endif
  177. #ifdef BSP_USING_UART4
  178. {
  179. UART4, // uart peripheral index
  180. UART4_IRQn, // uart iqrn
  181. RCU_UART4, RCU_GPIOC, RCU_GPIOD, // periph clock, tx gpio clock, rt gpio clock
  182. GPIOC, GPIO_AF_8, GPIO_PIN_12, // tx port, tx alternate, tx pin
  183. GPIOD, GPIO_AF_8, GPIO_PIN_2, // rx port, rx alternate, rx pin
  184. &serial4,
  185. "uart4",
  186. },
  187. #endif
  188. #ifdef BSP_USING_UART5
  189. {
  190. USART5, // uart peripheral index
  191. USART5_IRQn, // uart iqrn
  192. RCU_USART5, RCU_GPIOC, RCU_GPIOC, // periph clock, tx gpio clock, rt gpio clock
  193. GPIOC, GPIO_AF_8, GPIO_PIN_6, // tx port, tx alternate, tx pin
  194. GPIOC, GPIO_AF_8, GPIO_PIN_7, // rx port, rx alternate, rx pin
  195. &serial5,
  196. "uart5",
  197. },
  198. #endif
  199. #ifdef BSP_USING_UART6
  200. {
  201. UART6, // uart peripheral index
  202. UART6_IRQn, // uart iqrn
  203. RCU_UART6, RCU_GPIOE, RCU_GPIOE, // periph clock, tx gpio clock, rt gpio clock
  204. GPIOE, GPIO_AF_8, GPIO_PIN_7, // tx port, tx alternate, tx pin
  205. GPIOE, GPIO_AF_8, GPIO_PIN_8, // rx port, rx alternate, rx pin
  206. &serial6,
  207. "uart6",
  208. },
  209. #endif
  210. #ifdef BSP_USING_UART7
  211. {
  212. UART7, // uart peripheral index
  213. UART7_IRQn, // uart iqrn
  214. RCU_UART7, RCU_GPIOE, RCU_GPIOE, // periph clock, tx gpio clock, rt gpio clock
  215. GPIOE, GPIO_AF_8, GPIO_PIN_0, // tx port, tx alternate, tx pin
  216. GPIOE, GPIO_AF_8, GPIO_PIN_1, // rx port, rx alternate, rx pin
  217. &serial7,
  218. "uart7",
  219. },
  220. #endif
  221. };
  222. /**
  223. * @brief UART MSP Initialization
  224. * This function configures the hardware resources used in this example:
  225. * - Peripheral's clock enable
  226. * - Peripheral's GPIO Configuration
  227. * - NVIC configuration for UART interrupt request enable
  228. * @param huart: UART handle pointer
  229. * @retval None
  230. */
  231. void gd32_uart_gpio_init(struct gd32_uart *uart)
  232. {
  233. /* enable USART clock */
  234. rcu_periph_clock_enable(uart->tx_gpio_clk);
  235. rcu_periph_clock_enable(uart->rx_gpio_clk);
  236. rcu_periph_clock_enable(uart->per_clk);
  237. /* connect port to USARTx_Tx */
  238. gpio_af_set(uart->tx_port, uart->tx_af, uart->tx_pin);
  239. /* connect port to USARTx_Rx */
  240. gpio_af_set(uart->rx_port, uart->rx_af, uart->rx_pin);
  241. /* configure USART Tx as alternate function push-pull */
  242. gpio_mode_set(uart->tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, uart->tx_pin);
  243. gpio_output_options_set(uart->tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, uart->tx_pin);
  244. /* configure USART Rx as alternate function push-pull */
  245. gpio_mode_set(uart->rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, uart->rx_pin);
  246. gpio_output_options_set(uart->rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, uart->rx_pin);
  247. NVIC_SetPriority(uart->irqn, 0);
  248. NVIC_EnableIRQ(uart->irqn);
  249. }
  250. static rt_err_t gd32_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
  251. {
  252. struct gd32_uart *uart;
  253. RT_ASSERT(serial != RT_NULL);
  254. RT_ASSERT(cfg != RT_NULL);
  255. uart = (struct gd32_uart *)serial->parent.user_data;
  256. gd32_uart_gpio_init(uart);
  257. usart_baudrate_set(uart->uart_periph, cfg->baud_rate);
  258. switch (cfg->data_bits)
  259. {
  260. case DATA_BITS_9:
  261. usart_word_length_set(uart->uart_periph, USART_WL_9BIT);
  262. break;
  263. default:
  264. usart_word_length_set(uart->uart_periph, USART_WL_8BIT);
  265. break;
  266. }
  267. switch (cfg->stop_bits)
  268. {
  269. case STOP_BITS_2:
  270. usart_stop_bit_set(uart->uart_periph, USART_STB_2BIT);
  271. break;
  272. default:
  273. usart_stop_bit_set(uart->uart_periph, USART_STB_1BIT);
  274. break;
  275. }
  276. switch (cfg->parity)
  277. {
  278. case PARITY_ODD:
  279. usart_parity_config(uart->uart_periph, USART_PM_ODD);
  280. break;
  281. case PARITY_EVEN:
  282. usart_parity_config(uart->uart_periph, USART_PM_EVEN);
  283. break;
  284. default:
  285. usart_parity_config(uart->uart_periph, USART_PM_NONE);
  286. break;
  287. }
  288. usart_receive_config(uart->uart_periph, USART_RECEIVE_ENABLE);
  289. usart_transmit_config(uart->uart_periph, USART_TRANSMIT_ENABLE);
  290. usart_enable(uart->uart_periph);
  291. return RT_EOK;
  292. }
  293. static rt_err_t gd32_control(struct rt_serial_device *serial, int cmd, void *arg)
  294. {
  295. struct gd32_uart *uart;
  296. RT_ASSERT(serial != RT_NULL);
  297. uart = (struct gd32_uart *)serial->parent.user_data;
  298. switch (cmd)
  299. {
  300. case RT_DEVICE_CTRL_CLR_INT:
  301. /* disable rx irq */
  302. NVIC_DisableIRQ(uart->irqn);
  303. /* disable interrupt */
  304. usart_interrupt_disable(uart->uart_periph, USART_INT_RBNE);
  305. break;
  306. case RT_DEVICE_CTRL_SET_INT:
  307. /* enable rx irq */
  308. NVIC_EnableIRQ(uart->irqn);
  309. /* enable interrupt */
  310. usart_interrupt_enable(uart->uart_periph, USART_INT_RBNE);
  311. break;
  312. }
  313. return RT_EOK;
  314. }
  315. static int gd32_putc(struct rt_serial_device *serial, char ch)
  316. {
  317. struct gd32_uart *uart;
  318. RT_ASSERT(serial != RT_NULL);
  319. uart = (struct gd32_uart *)serial->parent.user_data;
  320. usart_data_transmit(uart->uart_periph, ch);
  321. while((usart_flag_get(uart->uart_periph, USART_FLAG_TC) == RESET));
  322. return 1;
  323. }
  324. static int gd32_getc(struct rt_serial_device *serial)
  325. {
  326. int ch;
  327. struct gd32_uart *uart;
  328. RT_ASSERT(serial != RT_NULL);
  329. uart = (struct gd32_uart *)serial->parent.user_data;
  330. ch = -1;
  331. if (usart_flag_get(uart->uart_periph, USART_FLAG_RBNE) != RESET)
  332. ch = usart_data_receive(uart->uart_periph);
  333. return ch;
  334. }
  335. /**
  336. * Uart common interrupt process. This need add to uart ISR.
  337. *
  338. * @param serial serial device
  339. */
  340. static void uart_isr(struct rt_serial_device *serial)
  341. {
  342. struct gd32_uart *uart = (struct gd32_uart *) serial->parent.user_data;
  343. RT_ASSERT(uart != RT_NULL);
  344. /* UART in mode Receiver -------------------------------------------------*/
  345. if ((usart_interrupt_flag_get(uart->uart_periph, USART_INT_FLAG_RBNE) != RESET) &&
  346. (usart_flag_get(uart->uart_periph, USART_FLAG_RBNE) != RESET))
  347. {
  348. rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
  349. /* Clear RXNE interrupt flag */
  350. usart_flag_clear(uart->uart_periph, USART_FLAG_RBNE);
  351. }
  352. }
  353. static const struct rt_uart_ops gd32_uart_ops =
  354. {
  355. gd32_configure,
  356. gd32_control,
  357. gd32_putc,
  358. gd32_getc,
  359. };
  360. int gd32_hw_usart_init(void)
  361. {
  362. struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
  363. int i;
  364. for (i = 0; i < sizeof(uarts) / sizeof(uarts[0]); i++)
  365. {
  366. uarts[i].serial->ops = &gd32_uart_ops;
  367. uarts[i].serial->config = config;
  368. /* register UART1 device */
  369. rt_hw_serial_register(uarts[i].serial,
  370. uarts[i].device_name,
  371. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  372. (void *)&uarts[i]);
  373. }
  374. return 0;
  375. }
  376. INIT_BOARD_EXPORT(gd32_hw_usart_init);
  377. #endif