MCUX_Config.mex 27 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377
  1. <?xml version="1.0" encoding= "UTF-8" ?>
  2. <configuration name="IMXRT1064-HW" version="1.5" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_1.5 http://mcuxpresso.nxp.com/XSD/mex_configuration_1.5.xsd" uuid="789fd1d3-821c-40a6-b04d-44ccc5a5d158" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  3. <common>
  4. <processor>MIMXRT1064xxxxA</processor>
  5. <package>MIMXRT1064DVL6A</package>
  6. <board></board>
  7. <board_revision>A</board_revision>
  8. <mcu_data>ksdk2_0</mcu_data>
  9. <cores selected="core0">
  10. <core name="Cortex-M7F" id="core0" description="M7 core"/>
  11. </cores>
  12. <description></description>
  13. </common>
  14. <preferences>
  15. <validate_boot_init_only>false</validate_boot_init_only>
  16. <generate_extended_information>false</generate_extended_information>
  17. </preferences>
  18. <tools>
  19. <pins name="Pins" version="5.0" enabled="true" update_project_code="true">
  20. <pins_profile>
  21. <processor_version>5.0.1</processor_version>
  22. <power_domains/>
  23. <pin_labels>
  24. <pin_label pin_num="G11" pin_signal="GPIO_AD_B0_03" label="BSP_BEEP"/>
  25. <pin_label pin_num="L13" pin_signal="GPIO_AD_B1_10" label="BSP_RS485_RE" identifier="CSI_D7"/>
  26. <pin_label pin_num="J13" pin_signal="GPIO_AD_B1_11" label="BSP_DS18B20" identifier="CSI_D6"/>
  27. <pin_label pin_num="K12" pin_signal="GPIO_AD_B1_05" label="BSP_AP3216C_INT" identifier="CSI_MCLK"/>
  28. <pin_label pin_num="A11" pin_signal="GPIO_B1_00" label="HEART_LED" identifier="HEART_LED"/>
  29. <pin_label pin_num="K11" pin_signal="GPIO_AD_B1_01" label="TJA1043_STB" identifier="TJA1043_STB"/>
  30. <pin_label pin_num="L12" pin_signal="GPIO_AD_B1_04" label="TJA1043_EN" identifier="TJA1043_EN"/>
  31. <pin_label pin_num="B11" pin_signal="GPIO_B1_01" label="TJA1043_WAKE" identifier="TJA1043_WAKE"/>
  32. <pin_label pin_num="A12" pin_signal="GPIO_B1_08" label="MCU_PMIC_EN" identifier="SOC_POWER;MCU_PMIC_EN"/>
  33. <pin_label pin_num="D11" pin_signal="GPIO_B1_03" label="RSTBTN_N" identifier="SOC_RSTBTN_N;RSTBTN_N"/>
  34. </pin_labels>
  35. </pins_profile>
  36. <functions_list>
  37. <function name="BOARD_InitPins">
  38. <description>Configures pin routing and optionally pin electrical features.</description>
  39. <options>
  40. <callFromInitBoot>false</callFromInitBoot>
  41. <coreID>core0</coreID>
  42. <enableClock>true</enableClock>
  43. </options>
  44. <dependencies>
  45. <dependency resourceType="Peripheral" resourceId="LPUART1" description="Peripheral LPUART1 is not initialized" problem_level="1" source="Pins:BOARD_InitPins">
  46. <feature name="initialized" evaluation="equal">
  47. <data>true</data>
  48. </feature>
  49. </dependency>
  50. <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
  51. <feature name="enabled" evaluation="equal" configuration="core0">
  52. <data>true</data>
  53. </feature>
  54. </dependency>
  55. <dependency resourceType="SWComponent" resourceId="platform.drivers.iomuxc" description="Pins initialization requires the IOMUXC Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
  56. <feature name="enabled" evaluation="equal" configuration="core0">
  57. <data>true</data>
  58. </feature>
  59. </dependency>
  60. </dependencies>
  61. <pins>
  62. <pin peripheral="LPUART1" signal="RX" pin_num="L14" pin_signal="GPIO_AD_B0_13"/>
  63. <pin peripheral="LPUART1" signal="TX" pin_num="K14" pin_signal="GPIO_AD_B0_12"/>
  64. <pin peripheral="GPIO1" signal="gpio_io, 09" pin_num="F14" pin_signal="GPIO_AD_B0_09"/>
  65. </pins>
  66. </function>
  67. </functions_list>
  68. </pins>
  69. <clocks name="Clocks" version="5.0" enabled="true" update_project_code="true">
  70. <clocks_profile>
  71. <processor_version>5.0.1</processor_version>
  72. </clocks_profile>
  73. <clock_configurations>
  74. <clock_configuration name="BOARD_BootClockRUN">
  75. <description></description>
  76. <options/>
  77. <dependencies>
  78. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtali" description="&apos;RTC_XTALI&apos; (Pins tool id: XTALOSC24M.rtc_xtali, Clocks tool id: XTALOSC24M.RTC_XTALI) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  79. <feature name="routed" evaluation="">
  80. <data>true</data>
  81. </feature>
  82. </dependency>
  83. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtali" description="&apos;RTC_XTALI&apos; (Pins tool id: XTALOSC24M.rtc_xtali, Clocks tool id: XTALOSC24M.RTC_XTALI) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  84. <feature name="direction" evaluation="">
  85. <data>INPUT</data>
  86. </feature>
  87. </dependency>
  88. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtalo" description="&apos;RTC_XTALO&apos; (Pins tool id: XTALOSC24M.rtc_xtalo, Clocks tool id: XTALOSC24M.RTC_XTALO) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  89. <feature name="routed" evaluation="">
  90. <data>true</data>
  91. </feature>
  92. </dependency>
  93. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtalo" description="&apos;RTC_XTALO&apos; (Pins tool id: XTALOSC24M.rtc_xtalo, Clocks tool id: XTALOSC24M.RTC_XTALO) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  94. <feature name="direction" evaluation="">
  95. <data>OUTPUT</data>
  96. </feature>
  97. </dependency>
  98. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtali" description="&apos;XTALI&apos; (Pins tool id: XTALOSC24M.xtali, Clocks tool id: XTALOSC24M.XTALI) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  99. <feature name="routed" evaluation="">
  100. <data>true</data>
  101. </feature>
  102. </dependency>
  103. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtali" description="&apos;XTALI&apos; (Pins tool id: XTALOSC24M.xtali, Clocks tool id: XTALOSC24M.XTALI) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  104. <feature name="direction" evaluation="">
  105. <data>INPUT</data>
  106. </feature>
  107. </dependency>
  108. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtalo" description="&apos;XTALO&apos; (Pins tool id: XTALOSC24M.xtalo, Clocks tool id: XTALOSC24M.XTALO) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  109. <feature name="routed" evaluation="">
  110. <data>true</data>
  111. </feature>
  112. </dependency>
  113. <dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtalo" description="&apos;XTALO&apos; (Pins tool id: XTALOSC24M.xtalo, Clocks tool id: XTALOSC24M.XTALO) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
  114. <feature name="direction" evaluation="">
  115. <data>OUTPUT</data>
  116. </feature>
  117. </dependency>
  118. <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Clocks initialization requires the COMMON Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
  119. <feature name="enabled" evaluation="equal" configuration="core0">
  120. <data>true</data>
  121. </feature>
  122. </dependency>
  123. </dependencies>
  124. <clock_sources>
  125. <clock_source id="XTALOSC24M.OSC.outFreq" value="24 MHz" locked="false" enabled="true"/>
  126. <clock_source id="XTALOSC24M.RTC_OSC.outFreq" value="32.768 kHz" locked="false" enabled="true"/>
  127. </clock_sources>
  128. <clock_outputs>
  129. <clock_output id="AHB_CLK_ROOT.outFreq" value="600 MHz" locked="false" accuracy=""/>
  130. <clock_output id="CAN_CLK_ROOT.outFreq" value="40 MHz" locked="false" accuracy=""/>
  131. <clock_output id="CKIL_SYNC_CLK_ROOT.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
  132. <clock_output id="CLK_1M.outFreq" value="1 MHz" locked="false" accuracy=""/>
  133. <clock_output id="CLK_24M.outFreq" value="24 MHz" locked="false" accuracy=""/>
  134. <clock_output id="CSI_CLK_ROOT.outFreq" value="12 MHz" locked="false" accuracy=""/>
  135. <clock_output id="ENET1_TX_CLK.outFreq" value="2.4 MHz" locked="false" accuracy=""/>
  136. <clock_output id="ENET2_125M_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
  137. <clock_output id="ENET2_TX_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
  138. <clock_output id="ENET_125M_CLK.outFreq" value="2.4 MHz" locked="false" accuracy=""/>
  139. <clock_output id="ENET_25M_REF_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
  140. <clock_output id="FLEXIO1_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
  141. <clock_output id="FLEXIO2_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
  142. <clock_output id="FLEXSPI2_CLK_ROOT.outFreq" value="264 MHz" locked="false" accuracy=""/>
  143. <clock_output id="FLEXSPI_CLK_ROOT.outFreq" value="2880/11 MHz" locked="false" accuracy=""/>
  144. <clock_output id="GPT1_ipg_clk_highfreq.outFreq" value="75 MHz" locked="false" accuracy=""/>
  145. <clock_output id="GPT2_ipg_clk_highfreq.outFreq" value="75 MHz" locked="false" accuracy=""/>
  146. <clock_output id="IPG_CLK_ROOT.outFreq" value="150 MHz" locked="false" accuracy=""/>
  147. <clock_output id="LCDIF_CLK_ROOT.outFreq" value="67.5/7 MHz" locked="false" accuracy=""/>
  148. <clock_output id="LPI2C_CLK_ROOT.outFreq" value="60 MHz" locked="false" accuracy=""/>
  149. <clock_output id="LPSPI_CLK_ROOT.outFreq" value="105.6 MHz" locked="false" accuracy=""/>
  150. <clock_output id="LVDS1_CLK.outFreq" value="1.2 GHz" locked="false" accuracy=""/>
  151. <clock_output id="MQS_MCLK.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  152. <clock_output id="PERCLK_CLK_ROOT.outFreq" value="75 MHz" locked="false" accuracy=""/>
  153. <clock_output id="PLL7_MAIN_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
  154. <clock_output id="SAI1_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  155. <clock_output id="SAI1_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  156. <clock_output id="SAI1_MCLK2.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  157. <clock_output id="SAI1_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
  158. <clock_output id="SAI2_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  159. <clock_output id="SAI2_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  160. <clock_output id="SAI2_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
  161. <clock_output id="SAI3_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  162. <clock_output id="SAI3_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
  163. <clock_output id="SAI3_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
  164. <clock_output id="SEMC_CLK_ROOT.outFreq" value="75 MHz" locked="false" accuracy=""/>
  165. <clock_output id="SPDIF0_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
  166. <clock_output id="TRACE_CLK_ROOT.outFreq" value="352/3 MHz" locked="false" accuracy=""/>
  167. <clock_output id="UART_CLK_ROOT.outFreq" value="80 MHz" locked="false" accuracy=""/>
  168. <clock_output id="USDHC1_CLK_ROOT.outFreq" value="198 MHz" locked="false" accuracy=""/>
  169. <clock_output id="USDHC2_CLK_ROOT.outFreq" value="198 MHz" locked="false" accuracy=""/>
  170. </clock_outputs>
  171. <clock_settings>
  172. <setting id="CCM.AHB_PODF.scale" value="1" locked="true"/>
  173. <setting id="CCM.ARM_PODF.scale" value="2" locked="true"/>
  174. <setting id="CCM.FLEXSPI_PODF.scale" value="1" locked="true"/>
  175. <setting id="CCM.FLEXSPI_SEL.sel" value="CCM_ANALOG.PLL3_PFD0_CLK" locked="false"/>
  176. <setting id="CCM.LCDIF_PODF.scale" value="8" locked="true"/>
  177. <setting id="CCM.LCDIF_PRED.scale" value="7" locked="true"/>
  178. <setting id="CCM.LPSPI_PODF.scale" value="5" locked="true"/>
  179. <setting id="CCM.PERCLK_PODF.scale" value="2" locked="true"/>
  180. <setting id="CCM.SEMC_PODF.scale" value="8" locked="false"/>
  181. <setting id="CCM.TRACE_PODF.scale" value="3" locked="true"/>
  182. <setting id="CCM_ANALOG.PLL1_BYPASS.sel" value="CCM_ANALOG.PLL1" locked="false"/>
  183. <setting id="CCM_ANALOG.PLL1_PREDIV.scale" value="1" locked="true"/>
  184. <setting id="CCM_ANALOG.PLL1_VDIV.scale" value="50" locked="true"/>
  185. <setting id="CCM_ANALOG.PLL2.denom" value="1" locked="true"/>
  186. <setting id="CCM_ANALOG.PLL2.num" value="0" locked="true"/>
  187. <setting id="CCM_ANALOG.PLL2_BYPASS.sel" value="CCM_ANALOG.PLL2_OUT_CLK" locked="false"/>
  188. <setting id="CCM_ANALOG.PLL2_PFD0_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD0" locked="false"/>
  189. <setting id="CCM_ANALOG.PLL2_PFD1_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD1" locked="false"/>
  190. <setting id="CCM_ANALOG.PLL2_PFD2_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD2" locked="false"/>
  191. <setting id="CCM_ANALOG.PLL2_PFD3_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD3" locked="false"/>
  192. <setting id="CCM_ANALOG.PLL3_BYPASS.sel" value="CCM_ANALOG.PLL3" locked="false"/>
  193. <setting id="CCM_ANALOG.PLL3_PFD0_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD0" locked="false"/>
  194. <setting id="CCM_ANALOG.PLL3_PFD0_DIV.scale" value="33" locked="true"/>
  195. <setting id="CCM_ANALOG.PLL3_PFD0_MUL.scale" value="18" locked="true"/>
  196. <setting id="CCM_ANALOG.PLL3_PFD1_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD1" locked="false"/>
  197. <setting id="CCM_ANALOG.PLL3_PFD2_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD2" locked="false"/>
  198. <setting id="CCM_ANALOG.PLL3_PFD3_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD3" locked="false"/>
  199. <setting id="CCM_ANALOG.PLL4.denom" value="50" locked="false"/>
  200. <setting id="CCM_ANALOG.PLL4.div" value="47" locked="false"/>
  201. <setting id="CCM_ANALOG.PLL5.denom" value="1" locked="false"/>
  202. <setting id="CCM_ANALOG.PLL5.div" value="40" locked="false"/>
  203. <setting id="CCM_ANALOG.PLL5.num" value="0" locked="false"/>
  204. <setting id="CCM_ANALOG_PLL_ENET_POWERDOWN_CFG" value="Yes" locked="false"/>
  205. <setting id="CCM_ANALOG_PLL_USB1_POWER_CFG" value="Yes" locked="false"/>
  206. </clock_settings>
  207. <called_from_default_init>true</called_from_default_init>
  208. </clock_configuration>
  209. </clock_configurations>
  210. </clocks>
  211. <periphs name="Peripherals" version="5.0" enabled="true" update_project_code="true">
  212. <dependencies>
  213. <dependency resourceType="SWComponent" resourceId="platform.drivers.lpuart" description="在工具链/IDE工程中未发现LPUART Driver。" problem_level="2" source="Peripherals">
  214. <feature name="enabled" evaluation="equal">
  215. <data type="Boolean">true</data>
  216. </feature>
  217. </dependency>
  218. <dependency resourceType="SWComponent" resourceId="platform.drivers.lpuart" description="工具链/IDE工程中LPUART Driver不被支持的版本。需要:${required_value},实际:${actual_value}。" problem_level="1" source="Peripherals">
  219. <feature name="version" evaluation="equivalent">
  220. <data type="Version">2.2.4</data>
  221. </feature>
  222. </dependency>
  223. </dependencies>
  224. <peripherals_profile>
  225. <processor_version>5.0.1</processor_version>
  226. </peripherals_profile>
  227. <functional_groups>
  228. <functional_group name="BOARD_InitPeripherals" uuid="a7525270-2da6-4556-8d91-4ab9d0edc0e2" called_from_default_init="true" id_prefix="" core="core0">
  229. <description></description>
  230. <options/>
  231. <dependencies>
  232. <dependency resourceType="ClockOutput" resourceId="UART_CLK_ROOT" description="UART_CLK_ROOT is inactive." problem_level="2" source="Peripherals:BOARD_InitPeripherals">
  233. <feature name="frequency" evaluation="greaterThan">
  234. <data type="Frequency" unit="Hz">0</data>
  235. </feature>
  236. </dependency>
  237. <dependency resourceType="PeripheralUnifiedSignal" resourceId="LPUART1.uart_tx" description="Signal TX of the peripheral LPUART1 is not routed." problem_level="1" source="Peripherals:BOARD_InitPeripherals">
  238. <feature name="routed" evaluation="equal">
  239. <data type="Boolean">true</data>
  240. </feature>
  241. </dependency>
  242. <dependency resourceType="PeripheralUnifiedSignal" resourceId="LPUART1.uart_rx" description="Signal RX of the peripheral LPUART1 is not routed." problem_level="1" source="Peripherals:BOARD_InitPeripherals">
  243. <feature name="routed" evaluation="equal">
  244. <data type="Boolean">true</data>
  245. </feature>
  246. </dependency>
  247. </dependencies>
  248. <instances>
  249. <instance name="LPUART_1" type="lpuart" type_id="lpuart_bebe3e12b6ec22bbd14199038f2bf459" mode="polling" peripheral="LPUART1" enabled="true">
  250. <config_set name="lpuartConfig_t" quick_selection="QuickSelection1">
  251. <struct name="lpuartConfig">
  252. <setting name="clockSource" value="LpuartClock"/>
  253. <setting name="lpuartSrcClkFreq" value="BOARD_BootClockRUN"/>
  254. <setting name="baudRate_Bps" value="115200"/>
  255. <setting name="parityMode" value="kLPUART_ParityDisabled"/>
  256. <setting name="dataBitsCount" value="kLPUART_EightDataBits"/>
  257. <setting name="isMsb" value="false"/>
  258. <setting name="stopBitCount" value="kLPUART_OneStopBit"/>
  259. <setting name="txFifoWatermark" value="0"/>
  260. <setting name="rxFifoWatermark" value="1"/>
  261. <setting name="enableRxRTS" value="false"/>
  262. <setting name="enableTxCTS" value="false"/>
  263. <setting name="txCtsSource" value="kLPUART_CtsSourcePin"/>
  264. <setting name="txCtsConfig" value="kLPUART_CtsSampleAtStart"/>
  265. <setting name="rxIdleType" value="kLPUART_IdleTypeStartBit"/>
  266. <setting name="rxIdleConfig" value="kLPUART_IdleCharacter1"/>
  267. <setting name="enableTx" value="true"/>
  268. <setting name="enableRx" value="true"/>
  269. </struct>
  270. </config_set>
  271. </instance>
  272. <instance name="LPI2C_1" type="lpi2c" type_id="lpi2c_db68d4f4f06a22e25ab51fe9bd6db4d2" mode="master" peripheral="LPI2C1" enabled="false">
  273. <config_set name="main" quick_selection="qs_interrupt">
  274. <setting name="clockSource" value="Lpi2cClock"/>
  275. <setting name="clockSourceFreq" value="BOARD_BootClockRUN"/>
  276. <struct name="interrupt">
  277. <setting name="IRQn" value="LPI2C1_IRQn"/>
  278. <setting name="enable_priority" value="false"/>
  279. <setting name="enable_custom_name" value="false"/>
  280. </struct>
  281. </config_set>
  282. <config_set name="master" quick_selection="qs_master_transfer">
  283. <setting name="mode" value="transfer"/>
  284. <struct name="config">
  285. <setting name="enableMaster" value="true"/>
  286. <setting name="enableDoze" value="true"/>
  287. <setting name="debugEnable" value="false"/>
  288. <setting name="ignoreAck" value="false"/>
  289. <setting name="pinConfig" value="kLPI2C_2PinOpenDrain"/>
  290. <setting name="baudRate_Hz" value="100000"/>
  291. <setting name="busIdleTimeout_ns" value="0"/>
  292. <setting name="pinLowTimeout_ns" value="0"/>
  293. <setting name="sdaGlitchFilterWidth_ns" value="0"/>
  294. <setting name="sclGlitchFilterWidth_ns" value="0"/>
  295. <struct name="hostRequest">
  296. <setting name="enable" value="false"/>
  297. <setting name="source" value="kLPI2C_HostRequestExternalPin"/>
  298. <setting name="polarity" value="kLPI2C_HostRequestPinActiveHigh"/>
  299. </struct>
  300. </struct>
  301. <struct name="transfer">
  302. <setting name="blocking" value="false"/>
  303. <set name="flags">
  304. <selected/>
  305. </set>
  306. <setting name="slaveAddress" value="0"/>
  307. <setting name="direction" value="kLPI2C_Write"/>
  308. <setting name="subaddress" value="0"/>
  309. <setting name="subaddressSize" value="1"/>
  310. <setting name="dataSize" value="1"/>
  311. <struct name="callback">
  312. <setting name="name" value=""/>
  313. <setting name="userData" value=""/>
  314. </struct>
  315. </struct>
  316. </config_set>
  317. </instance>
  318. <instance name="LPUART_2" type="lpuart" type_id="lpuart_bebe3e12b6ec22bbd14199038f2bf459" mode="polling" peripheral="LPUART2" enabled="false">
  319. <config_set name="lpuartConfig_t" quick_selection="QuickSelection1">
  320. <struct name="lpuartConfig">
  321. <setting name="clockSource" value="LpuartClock"/>
  322. <setting name="lpuartSrcClkFreq" value="BOARD_BootClockRUN"/>
  323. <setting name="baudRate_Bps" value="115200"/>
  324. <setting name="parityMode" value="kLPUART_ParityDisabled"/>
  325. <setting name="dataBitsCount" value="kLPUART_EightDataBits"/>
  326. <setting name="isMsb" value="false"/>
  327. <setting name="stopBitCount" value="kLPUART_OneStopBit"/>
  328. <setting name="txFifoWatermark" value="0"/>
  329. <setting name="rxFifoWatermark" value="1"/>
  330. <setting name="enableRxRTS" value="false"/>
  331. <setting name="enableTxCTS" value="false"/>
  332. <setting name="txCtsSource" value="kLPUART_CtsSourcePin"/>
  333. <setting name="txCtsConfig" value="kLPUART_CtsSampleAtStart"/>
  334. <setting name="rxIdleType" value="kLPUART_IdleTypeStartBit"/>
  335. <setting name="rxIdleConfig" value="kLPUART_IdleCharacter1"/>
  336. <setting name="enableTx" value="true"/>
  337. <setting name="enableRx" value="true"/>
  338. </struct>
  339. </config_set>
  340. </instance>
  341. <instance name="LPUART_3" type="lpuart" type_id="lpuart_bebe3e12b6ec22bbd14199038f2bf459" mode="polling" peripheral="LPUART5" enabled="false">
  342. <config_set name="lpuartConfig_t" quick_selection="QuickSelection1">
  343. <struct name="lpuartConfig">
  344. <setting name="clockSource" value="LpuartClock"/>
  345. <setting name="lpuartSrcClkFreq" value="BOARD_BootClockRUN"/>
  346. <setting name="baudRate_Bps" value="115200"/>
  347. <setting name="parityMode" value="kLPUART_ParityDisabled"/>
  348. <setting name="dataBitsCount" value="kLPUART_EightDataBits"/>
  349. <setting name="isMsb" value="false"/>
  350. <setting name="stopBitCount" value="kLPUART_OneStopBit"/>
  351. <setting name="txFifoWatermark" value="0"/>
  352. <setting name="rxFifoWatermark" value="1"/>
  353. <setting name="enableRxRTS" value="false"/>
  354. <setting name="enableTxCTS" value="false"/>
  355. <setting name="txCtsSource" value="kLPUART_CtsSourcePin"/>
  356. <setting name="txCtsConfig" value="kLPUART_CtsSampleAtStart"/>
  357. <setting name="rxIdleType" value="kLPUART_IdleTypeStartBit"/>
  358. <setting name="rxIdleConfig" value="kLPUART_IdleCharacter1"/>
  359. <setting name="enableTx" value="true"/>
  360. <setting name="enableRx" value="true"/>
  361. </struct>
  362. </config_set>
  363. </instance>
  364. </instances>
  365. </functional_group>
  366. </functional_groups>
  367. <components>
  368. <component name="system" type_id="system_54b53072540eeeb8f8e9343e71f28176">
  369. <config_set_global name="global_system_definitions"/>
  370. </component>
  371. </components>
  372. </periphs>
  373. <common name="common" version="1.0" enabled="true" update_project_code="true">
  374. <core name="core0" role="primary" project_name="Project"/>
  375. </common>
  376. </tools>
  377. </configuration>