clock_config.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113
  1. /*
  2. * Copyright 2018-2019 NXP
  3. * All rights reserved.
  4. *
  5. * SPDX-License-Identifier: BSD-3-Clause
  6. */
  7. #ifndef _CLOCK_CONFIG_H_
  8. #define _CLOCK_CONFIG_H_
  9. #include "fsl_common.h"
  10. /*******************************************************************************
  11. * Definitions
  12. ******************************************************************************/
  13. #define BOARD_XTAL0_CLK_HZ 24000000U /*!< Board xtal0 frequency in Hz */
  14. #define BOARD_XTAL32K_CLK_HZ 32768U /*!< Board xtal32k frequency in Hz */
  15. /*******************************************************************************
  16. ************************ BOARD_InitBootClocks function ************************
  17. ******************************************************************************/
  18. #if defined(__cplusplus)
  19. extern "C" {
  20. #endif /* __cplusplus*/
  21. /*!
  22. * @brief This function executes default configuration of clocks.
  23. *
  24. */
  25. void BOARD_InitBootClocks(void);
  26. #if defined(__cplusplus)
  27. }
  28. #endif /* __cplusplus*/
  29. /*******************************************************************************
  30. ********************** Configuration BOARD_BootClockRUN ***********************
  31. ******************************************************************************/
  32. /*******************************************************************************
  33. * Definitions for BOARD_BootClockRUN configuration
  34. ******************************************************************************/
  35. #define BOARD_BOOTCLOCKRUN_CORE_CLOCK 24000000U /*!< Core clock frequency: 24000000Hz */
  36. /* Clock outputs (values are in Hz): */
  37. #define BOARD_BOOTCLOCKRUN_AHB_CLK_ROOT 24000000UL
  38. #define BOARD_BOOTCLOCKRUN_CAN_CLK_ROOT 2000000UL
  39. #define BOARD_BOOTCLOCKRUN_CKIL_SYNC_CLK_ROOT 0UL
  40. #define BOARD_BOOTCLOCKRUN_CLKO1_CLK 0UL
  41. #define BOARD_BOOTCLOCKRUN_CLKO2_CLK 0UL
  42. #define BOARD_BOOTCLOCKRUN_CLK_1M 1000000UL
  43. #define BOARD_BOOTCLOCKRUN_CLK_24M 24000000UL
  44. #define BOARD_BOOTCLOCKRUN_ENET_125M_CLK 2400000UL
  45. #define BOARD_BOOTCLOCKRUN_ENET_25M_REF_CLK 1200000UL
  46. #define BOARD_BOOTCLOCKRUN_ENET_500M_REF_CLK 24000000UL
  47. #define BOARD_BOOTCLOCKRUN_ENET_REF_CLK 0UL
  48. #define BOARD_BOOTCLOCKRUN_ENET_TX_CLK 0UL
  49. #define BOARD_BOOTCLOCKRUN_FLEXIO1_CLK_ROOT 1500000UL
  50. #define BOARD_BOOTCLOCKRUN_FLEXSPI_CLK_ROOT 4000000UL
  51. #define BOARD_BOOTCLOCKRUN_GPT1_IPG_CLK_HIGHFREQ 24000000UL
  52. #define BOARD_BOOTCLOCKRUN_GPT2_IPG_CLK_HIGHFREQ 24000000UL
  53. #define BOARD_BOOTCLOCKRUN_IPG_CLK_ROOT 24000000UL
  54. #define BOARD_BOOTCLOCKRUN_LPI2C_CLK_ROOT 3000000UL
  55. #define BOARD_BOOTCLOCKRUN_LPSPI_CLK_ROOT 6000000UL
  56. #define BOARD_BOOTCLOCKRUN_MQS_MCLK 3000000UL
  57. #define BOARD_BOOTCLOCKRUN_PERCLK_CLK_ROOT 24000000UL
  58. #define BOARD_BOOTCLOCKRUN_SAI1_CLK_ROOT 3000000UL
  59. #define BOARD_BOOTCLOCKRUN_SAI1_MCLK1 3000000UL
  60. #define BOARD_BOOTCLOCKRUN_SAI1_MCLK2 3000000UL
  61. #define BOARD_BOOTCLOCKRUN_SAI1_MCLK3 1500000UL
  62. #define BOARD_BOOTCLOCKRUN_SAI2_CLK_ROOT 3000000UL
  63. #define BOARD_BOOTCLOCKRUN_SAI2_MCLK1 3000000UL
  64. #define BOARD_BOOTCLOCKRUN_SAI2_MCLK2 0UL
  65. #define BOARD_BOOTCLOCKRUN_SAI2_MCLK3 1500000UL
  66. #define BOARD_BOOTCLOCKRUN_SAI3_CLK_ROOT 3000000UL
  67. #define BOARD_BOOTCLOCKRUN_SAI3_MCLK1 3000000UL
  68. #define BOARD_BOOTCLOCKRUN_SAI3_MCLK2 0UL
  69. #define BOARD_BOOTCLOCKRUN_SAI3_MCLK3 1500000UL
  70. #define BOARD_BOOTCLOCKRUN_SEMC_CLK_ROOT 8000000UL
  71. #define BOARD_BOOTCLOCKRUN_SPDIF0_CLK_ROOT 1500000UL
  72. #define BOARD_BOOTCLOCKRUN_SPDIF0_EXTCLK_OUT 0UL
  73. #define BOARD_BOOTCLOCKRUN_TRACE_CLK_ROOT 6000000UL
  74. #define BOARD_BOOTCLOCKRUN_UART_CLK_ROOT 4000000UL
  75. #define BOARD_BOOTCLOCKRUN_USBPHY1_CLK 0UL
  76. #define BOARD_BOOTCLOCKRUN_USDHC1_CLK_ROOT 12000000UL
  77. #define BOARD_BOOTCLOCKRUN_USDHC2_CLK_ROOT 12000000UL
  78. /*! @brief Sys PLL for BOARD_BootClockRUN configuration.
  79. */
  80. extern const clock_sys_pll_config_t sysPllConfig_BOARD_BootClockRUN;
  81. /*! @brief Enet PLL set for BOARD_BootClockRUN configuration.
  82. */
  83. extern const clock_enet_pll_config_t enetPllConfig_BOARD_BootClockRUN;
  84. /*******************************************************************************
  85. * API for BOARD_BootClockRUN configuration
  86. ******************************************************************************/
  87. #if defined(__cplusplus)
  88. extern "C" {
  89. #endif /* __cplusplus*/
  90. /*!
  91. * @brief This function executes configuration of clocks.
  92. *
  93. */
  94. void BOARD_BootClockRUN(void);
  95. #if defined(__cplusplus)
  96. }
  97. #endif /* __cplusplus*/
  98. #endif /* _CLOCK_CONFIG_H_ */