1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071 |
- #! armcc -E
- /*
- ** ###################################################################
- ** Processors: MIMXRT1052CVJ5B
- ** MIMXRT1052CVL5B
- ** MIMXRT1052DVJ6B
- ** MIMXRT1052DVL6B
- **
- ** Compiler: Keil ARM C/C++ Compiler
- ** Reference manual: IMXRT1050RM Rev.1, 03/2018
- ** Version: rev. 1.0, 2018-09-21
- ** Build: b180921
- **
- ** Abstract:
- ** Linker file for the Keil ARM C/C++ Compiler
- **
- ** Copyright 2016 Freescale Semiconductor, Inc.
- ** Copyright 2016-2018 NXP
- ** All rights reserved.
- **
- ** SPDX-License-Identifier: BSD-3-Clause
- **
- ** http: www.nxp.com
- ** mail: support@nxp.com
- **
- ** ###################################################################
- */
- #define m_interrupts_start 0x00000000
- #define m_interrupts_size 0x00000400
- #define m_text_start 0x00000400
- #define m_text_size 0x0001FC00
- #define m_data_start 0x20000000
- #define m_data_size 0x00020000
- #define m_data2_start 0x20200000
- #define m_data2_size 0x00040000
- /* Sizes */
- #if (defined(__stack_size__))
- #define Stack_Size __stack_size__
- #else
- #define Stack_Size 0x0400
- #endif
- #if (defined(__heap_size__))
- #define Heap_Size __heap_size__
- #else
- #define Heap_Size 0x0400
- #endif
- LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region
- VECTOR_ROM m_interrupts_start FIXED m_interrupts_size { ; load address = execution address
- * (RESET,+FIRST)
- }
- ER_m_text m_text_start FIXED m_text_size { ; load address = execution address
- * (InRoot$$Sections)
- .ANY (+RO)
- }
- RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data
- .ANY (+RW +ZI)
- * (NonCacheable.init)
- * (NonCacheable)
- }
- ARM_LIB_HEAP +0 EMPTY Heap_Size { ; Heap region growing up
- }
- ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down
- }
- }
|