MIMXRT1052xxxxx_sdram.scf 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. #! armcc -E
  2. /*
  3. ** ###################################################################
  4. ** Processors: MIMXRT1052CVJ5B
  5. ** MIMXRT1052CVL5B
  6. ** MIMXRT1052DVJ6B
  7. ** MIMXRT1052DVL6B
  8. **
  9. ** Compiler: Keil ARM C/C++ Compiler
  10. ** Reference manual: IMXRT1050RM Rev.1, 03/2018
  11. ** Version: rev. 1.0, 2018-09-21
  12. ** Build: b180921
  13. **
  14. ** Abstract:
  15. ** Linker file for the Keil ARM C/C++ Compiler
  16. **
  17. ** Copyright 2016 Freescale Semiconductor, Inc.
  18. ** Copyright 2016-2018 NXP
  19. ** All rights reserved.
  20. **
  21. ** SPDX-License-Identifier: BSD-3-Clause
  22. **
  23. ** http: www.nxp.com
  24. ** mail: support@nxp.com
  25. **
  26. ** ###################################################################
  27. */
  28. #define m_interrupts_start 0x00000000
  29. #define m_interrupts_size 0x00000400
  30. #define m_text_start 0x00000400
  31. #define m_text_size 0x0001FC00
  32. #define m_data_start 0x80000000
  33. #define m_data_size 0x01E00000
  34. #define m_ncache_start 0x81E00000
  35. #define m_ncache_size 0x00200000
  36. #define m_data2_start 0x20000000
  37. #define m_data2_size 0x00020000
  38. #define m_data3_start 0x20200000
  39. #define m_data3_size 0x00040000
  40. /* Sizes */
  41. #if (defined(__stack_size__))
  42. #define Stack_Size __stack_size__
  43. #else
  44. #define Stack_Size 0x0400
  45. #endif
  46. #if (defined(__heap_size__))
  47. #define Heap_Size __heap_size__
  48. #else
  49. #define Heap_Size 0x0400
  50. #endif
  51. LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region
  52. VECTOR_ROM m_interrupts_start FIXED m_interrupts_size { ; load address = execution address
  53. * (RESET,+FIRST)
  54. }
  55. ER_m_text m_text_start FIXED m_text_size { ; load address = execution address
  56. * (InRoot$$Sections)
  57. .ANY (+RO)
  58. }
  59. RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data
  60. .ANY (+RW +ZI)
  61. *(m_usb_dma_init_data)
  62. *(m_usb_dma_noninit_data)
  63. }
  64. ARM_LIB_HEAP +0 EMPTY Heap_Size { ; Heap region growing up
  65. }
  66. ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down
  67. }
  68. RW_m_ncache m_ncache_start m_ncache_size { ; ncache RW data
  69. * (NonCacheable.init)
  70. * (NonCacheable)
  71. }
  72. }