drv_wdt.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322
  1. /*
  2. * Copyright (c) 2006-2022, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2019-04-20 tyustli the first version.
  9. *
  10. */
  11. #include <rtthread.h>
  12. #ifdef BSP_USING_WDT
  13. #if !defined(BSP_USING_WDT1) && !defined(BSP_USING_WDT3)
  14. #error "Please define at least one BSP_USING_WDOGx"
  15. #endif
  16. #define LOG_TAG "drv.wdt"
  17. #include <drv_log.h>
  18. #include "drv_wdt.h"
  19. #include <rthw.h>
  20. #include "rtdevice.h"
  21. #if defined(BSP_USING_WDT3)
  22. #include "fsl_rtwdog.h"
  23. static rt_watchdog_t imxrt_watchdog3;
  24. static rtwdog_config_t rtwdog_config_t_value;
  25. static rt_err_t imxrt_hp_wdog3_close(rt_watchdog_t *wdt)
  26. {
  27. rt_uint32_t level;
  28. RTWDOG_Type *base;
  29. base = (RTWDOG_Type *)wdt->parent.user_data;
  30. level = rt_hw_interrupt_disable();
  31. RTWDOG_Unlock(base);
  32. RTWDOG_Disable(base);
  33. rt_hw_interrupt_enable(level);
  34. return RT_EOK;
  35. }
  36. static rt_err_t imxrt_hp_wdog3_open(rt_watchdog_t *wdt, rt_uint16_t oflag)
  37. {
  38. RTWDOG_Type *base;
  39. base = (RTWDOG_Type *)wdt->parent.user_data;
  40. rt_uint32_t level;
  41. level = rt_hw_interrupt_disable();
  42. RTWDOG_Unlock(base);
  43. RTWDOG_Enable(base);
  44. rt_hw_interrupt_enable(level);
  45. return RT_EOK;
  46. }
  47. static rt_err_t imxrt_hp_wdog3_init(rt_watchdog_t *wdt)
  48. {
  49. RTWDOG_Type *base;
  50. base = (RTWDOG_Type *)wdt->parent.user_data;
  51. RTWDOG_GetDefaultConfig(&rtwdog_config_t_value);
  52. RTWDOG_Init(base, &rtwdog_config_t_value);
  53. imxrt_hp_wdog3_close(wdt);
  54. return RT_EOK;
  55. }
  56. static rt_err_t imxrt_hp_wdog3_refresh(rt_watchdog_t *wdt)
  57. {
  58. RTWDOG_Type *base;
  59. base = (RTWDOG_Type *)wdt->parent.user_data;
  60. rt_uint32_t level;
  61. level = rt_hw_interrupt_disable();
  62. RTWDOG_Refresh(base);
  63. rt_hw_interrupt_enable(level);
  64. return RT_EOK;
  65. }
  66. /**
  67. * @function control rtwdog
  68. *
  69. * @param
  70. * wdt whick wdog used
  71. * cmd control wdog options
  72. * args argument of conrtol
  73. * @retval rt_err_t the status of control result
  74. *
  75. * @attention rtwdog unit is not seconds because seconds for system is to inaccurate
  76. *
  77. */
  78. static rt_err_t imxrt_hp_wdog3_control(rt_watchdog_t *wdt, int cmd, void *args)
  79. {
  80. RT_ASSERT(wdt != NULL);
  81. RTWDOG_Type *base;
  82. base = (RTWDOG_Type *)wdt->parent.user_data;
  83. switch(cmd)
  84. {
  85. case RT_DEVICE_CTRL_WDT_GET_TIMEOUT:
  86. {
  87. *(uint16_t *)args = base->TOVAL;
  88. }
  89. break;
  90. case RT_DEVICE_CTRL_WDT_SET_TIMEOUT:
  91. {
  92. RT_ASSERT(*(uint16_t *)args != 0);
  93. RTWDOG_Unlock(base);
  94. RTWDOG_SetTimeoutValue(base, *(uint16_t *)args);
  95. imxrt_hp_wdog3_close(wdt);
  96. }
  97. break;
  98. case RT_DEVICE_CTRL_WDT_GET_TIMELEFT:
  99. {
  100. *(uint16_t *)args = base->TOVAL - base->CNT;
  101. }
  102. break;
  103. case RT_DEVICE_CTRL_WDT_KEEPALIVE:
  104. {
  105. imxrt_hp_wdog3_refresh(wdt);
  106. }
  107. break;
  108. case RT_DEVICE_CTRL_WDT_START:
  109. {
  110. imxrt_hp_wdog3_open(wdt, *(rt_uint32_t *)args);
  111. }
  112. break;
  113. case RT_DEVICE_CTRL_WDT_STOP:
  114. {
  115. imxrt_hp_wdog3_close(wdt);
  116. }
  117. break;
  118. default:
  119. return RT_EINVAL;
  120. }
  121. return RT_EOK;
  122. }
  123. static struct rt_watchdog_ops imxrt_wdog3_ops =
  124. {
  125. .init = imxrt_hp_wdog3_init,
  126. .control = imxrt_hp_wdog3_control,
  127. };
  128. #endif /* BSP_USING_WDT3 */
  129. #if defined(BSP_USING_WDT1)
  130. #include "fsl_wdog.h"
  131. static rt_watchdog_t imxrt_watchdog;
  132. static wdog_config_t WDOG_1_config =
  133. {
  134. .timeoutValue = 10,
  135. .enablePowerDown = false,
  136. .softwareResetExtension = false,
  137. .enableTimeOutAssert = false,
  138. .enableWdog = true,
  139. .workMode =
  140. {
  141. .enableWait = false,
  142. .enableStop = false,
  143. .enableDebug = false,
  144. },
  145. .enableInterrupt = false,
  146. .interruptTimeValue = 0,
  147. };
  148. static rt_err_t imxrt_hp_wdog_close(rt_watchdog_t *wdt)
  149. {
  150. rt_uint32_t level;
  151. WDOG_Type *base;
  152. base = (WDOG_Type *)wdt->parent.user_data;
  153. level = rt_hw_interrupt_disable();
  154. WDOG_Disable(base);
  155. rt_hw_interrupt_enable(level);
  156. return RT_EOK;
  157. }
  158. static rt_err_t imxrt_hp_wdog_open(rt_watchdog_t *wdt, rt_uint16_t oflag)
  159. {
  160. WDOG_Type *base;
  161. base = (WDOG_Type *)wdt->parent.user_data;
  162. rt_uint32_t level;
  163. level = rt_hw_interrupt_disable();
  164. WDOG_Enable(base);
  165. rt_hw_interrupt_enable(level);
  166. return RT_EOK;
  167. }
  168. static rt_err_t imxrt_hp_wdog_init(rt_watchdog_t *wdt)
  169. {
  170. WDOG_Type *base;
  171. base = (WDOG_Type *)wdt->parent.user_data;
  172. WDOG_Init(base, &WDOG_1_config);
  173. imxrt_hp_wdog_close(wdt);
  174. return RT_EOK;
  175. }
  176. static rt_err_t imxrt_hp_wdog_refresh(rt_watchdog_t *wdt)
  177. {
  178. WDOG_Type *base;
  179. base = (WDOG_Type *)wdt->parent.user_data;
  180. rt_uint32_t level;
  181. level = rt_hw_interrupt_disable();
  182. WDOG_Refresh(base);
  183. rt_hw_interrupt_enable(level);
  184. return RT_EOK;
  185. }
  186. /**
  187. * @function control wdog
  188. *
  189. * @param
  190. * wdt whick wdog used
  191. * cmd control wdog options
  192. * args argument of conrtol
  193. * @retval rt_err_t the status of control result
  194. *
  195. * @attention wdog1/wdog2 is can not get left time(register not exist) and wdogs unit is seconds
  196. *
  197. */
  198. static rt_err_t imxrt_hp_wdog_control(rt_watchdog_t *wdt, int cmd, void *args)
  199. {
  200. RT_ASSERT(wdt != NULL);
  201. WDOG_Type *base;
  202. base = (WDOG_Type *)wdt->parent.user_data;
  203. switch(cmd)
  204. {
  205. case RT_DEVICE_CTRL_WDT_GET_TIMEOUT:
  206. {
  207. *(uint16_t *)args = (base->WCR >> 8) / 2;
  208. }
  209. break;
  210. case RT_DEVICE_CTRL_WDT_SET_TIMEOUT:
  211. {
  212. RT_ASSERT(*(uint16_t *)args != 0);
  213. WDOG_SetTimeoutValue(base, (*(uint16_t *)args) * 2);
  214. imxrt_hp_wdog_close(wdt);
  215. }
  216. break;
  217. case RT_DEVICE_CTRL_WDT_KEEPALIVE:
  218. {
  219. imxrt_hp_wdog_refresh(wdt);
  220. }
  221. break;
  222. case RT_DEVICE_CTRL_WDT_START:
  223. {
  224. imxrt_hp_wdog_open(wdt, *(rt_uint32_t *)args);
  225. }
  226. break;
  227. case RT_DEVICE_CTRL_WDT_STOP:
  228. {
  229. imxrt_hp_wdog_close(wdt);
  230. }
  231. break;
  232. default:
  233. return RT_EINVAL;
  234. }
  235. return RT_EOK;
  236. }
  237. static struct rt_watchdog_ops imxrt_wdog_ops =
  238. {
  239. .init = imxrt_hp_wdog_init,
  240. .control = imxrt_hp_wdog_control,
  241. };
  242. #endif /* BSP_USING_WDT1 */
  243. int rt_hw_wdt_init(void)
  244. {
  245. rt_err_t ret = RT_EOK;
  246. #if defined (BSP_USING_WDT1)
  247. imxrt_watchdog.ops = &imxrt_wdog_ops;
  248. ret = rt_hw_watchdog_register(&imxrt_watchdog, "wdog1", RT_DEVICE_FLAG_RDWR, WDOG1);
  249. if (ret != RT_EOK)
  250. {
  251. LOG_E("rt device register failed %d\n", ret);
  252. }
  253. #endif /* BSP_USING_WDT1 */
  254. #if defined(BSP_USING_WDT3)
  255. imxrt_watchdog3.ops = &imxrt_wdog3_ops;
  256. ret = rt_hw_watchdog_register(&imxrt_watchdog3, "wdog3", RT_DEVICE_FLAG_RDWR, RTWDOG);
  257. if (ret != RT_EOK)
  258. {
  259. LOG_E("rt device register failed %d\n", ret);
  260. }
  261. #endif /* BSP_USING_WDT3 */
  262. return ret;
  263. }
  264. INIT_DEVICE_EXPORT(rt_hw_wdt_init);
  265. #endif /* BSP_USING_WDT */