drv_mic.c 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2019-11-17 LiWeiHao First implementation
  9. */
  10. #include "drv_mic.h"
  11. #include "fsl_common.h"
  12. #include "fsl_iocon.h"
  13. #include "fsl_dmic.h"
  14. #include "fsl_dma.h"
  15. #include "fsl_dmic_dma.h"
  16. struct mic_device
  17. {
  18. dma_handle_t dma_handle;
  19. dmic_dma_handle_t dmic_dma_handle;
  20. struct rt_audio_device audio;
  21. struct rt_audio_configure config;
  22. rt_uint8_t *rx_fifo;
  23. };
  24. #define DMAREQ_DMIC0 16U
  25. #define DMAREQ_DMIC1 17U
  26. #define DMAREQ_CHANNEL DMAREQ_DMIC0
  27. #define DMIC_CHANNEL kDMIC_Channel0
  28. #define DMIC_CHANNEL_ENABLE DMIC_CHANEN_EN_CH0(1)
  29. #define FIFO_DEPTH 15U
  30. #define RX_DMA_FIFO_SIZE (2048)
  31. struct mic_device mic_dev;
  32. void dmic_dma_transfer_callback(DMIC_Type *base,
  33. dmic_dma_handle_t *handle,
  34. status_t status,
  35. void *userData)
  36. {
  37. struct mic_device *mic_dev = (struct mic_device *)userData;
  38. rt_audio_rx_done(&mic_dev->audio, &mic_dev->rx_fifo[0], RX_DMA_FIFO_SIZE);
  39. dmic_transfer_t dmic_transfer;
  40. dmic_transfer.data = (uint16_t *)&mic_dev->rx_fifo[0];
  41. dmic_transfer.dataSize = RX_DMA_FIFO_SIZE / 2;
  42. DMIC_TransferReceiveDMA(DMIC0, &mic_dev->dmic_dma_handle, &dmic_transfer, kDMIC_Channel0);
  43. }
  44. rt_err_t mic_device_init(struct rt_audio_device *audio)
  45. {
  46. dmic_channel_config_t dmic_channel_cfg;
  47. CLOCK_EnableClock(kCLOCK_Iocon);
  48. CLOCK_EnableClock(kCLOCK_InputMux);
  49. CLOCK_EnableClock(kCLOCK_Gpio0);
  50. IOCON_PinMuxSet(IOCON, 1, 16, IOCON_FUNC1 | IOCON_DIGITAL_EN);
  51. IOCON_PinMuxSet(IOCON, 1, 15, IOCON_FUNC1 | IOCON_DIGITAL_EN);
  52. CLOCK_AttachClk(kFRO12M_to_DMIC);
  53. CLOCK_SetClkDiv(kCLOCK_DivDmicClk, 14, false);
  54. dmic_channel_cfg.divhfclk = kDMIC_PdmDiv1;
  55. dmic_channel_cfg.osr = 25U;
  56. dmic_channel_cfg.gainshft = 2U;
  57. dmic_channel_cfg.preac2coef = kDMIC_CompValueZero;
  58. dmic_channel_cfg.preac4coef = kDMIC_CompValueZero;
  59. dmic_channel_cfg.dc_cut_level = kDMIC_DcCut155;
  60. dmic_channel_cfg.post_dc_gain_reduce = 1;
  61. dmic_channel_cfg.saturate16bit = 1U;
  62. dmic_channel_cfg.sample_rate = kDMIC_PhyFullSpeed;
  63. DMIC_Init(DMIC0);
  64. DMIC_ConfigIO(DMIC0, kDMIC_PdmDual);
  65. DMIC_Use2fs(DMIC0, true);
  66. DMIC_SetOperationMode(DMIC0, kDMIC_OperationModeDma);
  67. DMIC_ConfigChannel(DMIC0, DMIC_CHANNEL, kDMIC_Left, &dmic_channel_cfg);
  68. DMIC_FifoChannel(DMIC0, DMIC_CHANNEL, FIFO_DEPTH, true, true);
  69. DMIC_EnableChannnel(DMIC0, DMIC_CHANNEL_ENABLE);
  70. DMA_EnableChannel(DMA0, DMAREQ_CHANNEL);
  71. /* Request dma channels from DMA manager. */
  72. DMA_CreateHandle(&mic_dev.dma_handle, DMA0, DMAREQ_CHANNEL);
  73. /* Create DMIC DMA handle. */
  74. DMIC_TransferCreateHandleDMA(DMIC0,
  75. &mic_dev.dmic_dma_handle,
  76. dmic_dma_transfer_callback,
  77. (void *)&mic_dev,
  78. &mic_dev.dma_handle);
  79. return RT_EOK;
  80. }
  81. rt_err_t mic_device_start(struct rt_audio_device *audio, int stream)
  82. {
  83. struct mic_device *mic_dev = (struct mic_device *)audio->parent.user_data;
  84. if (stream == AUDIO_STREAM_RECORD)
  85. {
  86. dmic_transfer_t dmic_transfer;
  87. dmic_transfer.data = (uint16_t *)&mic_dev->rx_fifo[0];
  88. dmic_transfer.dataSize = RX_DMA_FIFO_SIZE / 2;
  89. DMIC_TransferReceiveDMA(DMIC0, &mic_dev->dmic_dma_handle, &dmic_transfer, kDMIC_Channel0);
  90. }
  91. return RT_EOK;
  92. }
  93. rt_err_t mic_device_stop(struct rt_audio_device *audio, int stream)
  94. {
  95. struct mic_device *mic_dev = (struct mic_device *)audio->parent.user_data;
  96. if (stream == AUDIO_STREAM_RECORD)
  97. {
  98. DMIC_TransferAbortReceiveDMA(DMIC0, &mic_dev->dmic_dma_handle);
  99. }
  100. return RT_EOK;
  101. }
  102. rt_err_t mic_device_getcaps(struct rt_audio_device *audio, struct rt_audio_caps *caps)
  103. {
  104. return RT_EOK;
  105. }
  106. rt_err_t mic_device_configure(struct rt_audio_device *audio, struct rt_audio_caps *caps)
  107. {
  108. return RT_EOK;
  109. }
  110. static struct rt_audio_ops _mic_audio_ops =
  111. {
  112. .getcaps = mic_device_getcaps,
  113. .configure = mic_device_configure,
  114. .init = mic_device_init,
  115. .start = mic_device_start,
  116. .stop = mic_device_stop,
  117. .transmit = RT_NULL,
  118. .buffer_info = RT_NULL,
  119. };
  120. int rt_hw_mic_init(void)
  121. {
  122. struct rt_audio_device *audio = &mic_dev.audio;
  123. /* mic default */
  124. mic_dev.rx_fifo = rt_calloc(1, RX_DMA_FIFO_SIZE);
  125. if (mic_dev.rx_fifo == RT_NULL)
  126. {
  127. return -RT_ENOMEM;
  128. }
  129. mic_dev.config.channels = 1;
  130. mic_dev.config.samplerate = 16000;
  131. mic_dev.config.samplebits = 16;
  132. /* register mic device */
  133. audio->ops = &_mic_audio_ops;
  134. rt_audio_register(audio, "mic0", RT_DEVICE_FLAG_RDONLY, (void *)&mic_dev);
  135. return RT_EOK;
  136. }
  137. INIT_DEVICE_EXPORT(rt_hw_mic_init);