link.scf 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. #! armcc -E
  2. /*
  3. ** ###################################################################
  4. ** Processors: LPC54114J256BD64_cm4
  5. ** LPC54114J256UK49_cm4
  6. **
  7. ** Compiler: Keil ARM C/C++ Compiler
  8. ** Reference manual: LPC5411x User manual Rev. 1.0 16 February 2016
  9. ** Version: rev. 1.0, 2016-04-29
  10. ** Build: b160526
  11. **
  12. ** Abstract:
  13. ** Linker file for the Keil ARM C/C++ Compiler
  14. **
  15. ** The Clear BSD License
  16. ** Copyright 2016 Freescale Semiconductor, Inc.
  17. ** Copyright 2016-2017 NXP
  18. ** All rights reserved.
  19. **
  20. ** Redistribution and use in source and binary forms, with or without modification,
  21. ** are permitted (subject to the limitations in the disclaimer below) provided
  22. ** that the following conditions are met:
  23. **
  24. ** 1. Redistributions of source code must retain the above copyright notice, this list
  25. ** of conditions and the following disclaimer.
  26. **
  27. ** 2. Redistributions in binary form must reproduce the above copyright notice, this
  28. ** list of conditions and the following disclaimer in the documentation and/or
  29. ** other materials provided with the distribution.
  30. **
  31. ** 3. Neither the name of the copyright holder nor the names of its
  32. ** contributors may be used to endorse or promote products derived from this
  33. ** software without specific prior written permission.
  34. **
  35. ** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE.
  36. ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  37. ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  38. ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  39. ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  40. ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  41. ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  42. ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  43. ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  44. ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  45. ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46. **
  47. ** http: www.nxp.com
  48. ** mail: support@nxp.com
  49. **
  50. ** ###################################################################
  51. */
  52. #define m_interrupts_start 0x00000000
  53. #define m_interrupts_size 0x000000E0
  54. #define m_text_start 0x000000E0
  55. #define m_text_size 0x0002FF20
  56. #define m_core1_image_start 0x00030000
  57. #define m_core1_image_size 0x00010000
  58. #if (defined(__use_shmem__))
  59. #define m_rpmsg_sh_mem_start 0x20026800
  60. #define m_rpmsg_sh_mem_size 0x00001800
  61. #endif
  62. #define m_data_start 0x20000000
  63. #define m_data_size 0x00010000
  64. #define m_sramx_start 0x04000000
  65. #define m_sramx_size 0x00008000
  66. /* Sizes */
  67. #if (defined(__stack_size__))
  68. #define Stack_Size __stack_size__
  69. #else
  70. #define Stack_Size 0x0400
  71. #endif
  72. #if (defined(__heap_size__))
  73. #define Heap_Size __heap_size__
  74. #else
  75. #define Heap_Size 0x0400
  76. #endif
  77. #define RTT_HEAP_LENGTH (m_data_size - ImageLength(RW_m_data) - ImageLength(ARM_LIB_HEAP) - ImageLength(ARM_LIB_STACK))
  78. LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region
  79. VECTOR_ROM m_interrupts_start m_interrupts_size { ; load address = execution address
  80. * (RESET,+FIRST)
  81. }
  82. ER_m_text m_text_start m_text_size { ; load address = execution address
  83. * (InRoot$$Sections)
  84. .ANY (+RO)
  85. }
  86. ER_m_sramx m_sramx_start m_sramx_size { ; SRAMX memory
  87. * (sramx)
  88. }
  89. RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data
  90. .ANY (+RW +ZI)
  91. }
  92. ARM_LIB_HEAP ((ImageLimit(RW_m_data) == m_data_start) ? ImageLimit(RW_m_data) : +0) EMPTY Heap_Size { ; Heap region growing up
  93. }
  94. ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down
  95. }
  96. RTT_HEAP +0 EMPTY RTT_HEAP_LENGTH {
  97. }
  98. #if (defined(__use_shmem__))
  99. RPMSG_SH_MEM m_rpmsg_sh_mem_start UNINIT m_rpmsg_sh_mem_size { ; Shared memory used by RPMSG
  100. * (rpmsg_sh_mem_section)
  101. }
  102. #endif
  103. }
  104. LR_CORE1_IMAGE m_core1_image_start {
  105. CORE1_REGION m_core1_image_start m_core1_image_size {
  106. *(M0CODE)
  107. }
  108. }