board_dev.c 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /**************************************************************************//**
  2. *
  3. * @copyright (C) 2019 Nuvoton Technology Corp. All rights reserved.
  4. *
  5. * SPDX-License-Identifier: Apache-2.0
  6. *
  7. * Change Logs:
  8. * Date Author Notes
  9. * 2022-02-22 klcheng First version
  10. *
  11. ******************************************************************************/
  12. #include "NuMicro.h"
  13. #include <rtdevice.h>
  14. #include <drv_gpio.h>
  15. #if defined(BOARD_USING_STORAGE_SPIFLASH)
  16. #if defined(RT_USING_SFUD)
  17. #include "spi_flash.h"
  18. #include "spi_flash_sfud.h"
  19. #endif
  20. #include "drv_qspi.h"
  21. #define W25X_REG_READSTATUS (0x05)
  22. #define W25X_REG_READSTATUS2 (0x35)
  23. #define W25X_REG_WRITEENABLE (0x06)
  24. #define W25X_REG_WRITESTATUS (0x01)
  25. #define W25X_REG_QUADENABLE (0x02)
  26. static rt_uint8_t SpiFlash_ReadStatusReg(struct rt_qspi_device *qspi_device)
  27. {
  28. rt_uint8_t u8Val;
  29. rt_err_t result = RT_EOK;
  30. rt_uint8_t w25x_txCMD1 = W25X_REG_READSTATUS;
  31. result = rt_qspi_send_then_recv(qspi_device, &w25x_txCMD1, 1, &u8Val, 1);
  32. RT_ASSERT(result > 0);
  33. return u8Val;
  34. }
  35. static rt_uint8_t SpiFlash_ReadStatusReg2(struct rt_qspi_device *qspi_device)
  36. {
  37. rt_uint8_t u8Val;
  38. rt_err_t result = RT_EOK;
  39. rt_uint8_t w25x_txCMD1 = W25X_REG_READSTATUS2;
  40. result = rt_qspi_send_then_recv(qspi_device, &w25x_txCMD1, 1, &u8Val, 1);
  41. RT_ASSERT(result > 0);
  42. return u8Val;
  43. }
  44. static rt_err_t SpiFlash_WriteStatusReg(struct rt_qspi_device *qspi_device, uint8_t u8Value1, uint8_t u8Value2)
  45. {
  46. rt_uint8_t w25x_txCMD1;
  47. rt_uint8_t au8Val[2];
  48. rt_err_t result;
  49. struct rt_qspi_message qspi_message = {0};
  50. /* Enable WE */
  51. w25x_txCMD1 = W25X_REG_WRITEENABLE;
  52. result = rt_qspi_send(qspi_device, &w25x_txCMD1, sizeof(w25x_txCMD1));
  53. if (result != sizeof(w25x_txCMD1))
  54. goto exit_SpiFlash_WriteStatusReg;
  55. /* Prepare status-1, 2 data */
  56. au8Val[0] = u8Value1;
  57. au8Val[1] = u8Value2;
  58. /* 1-bit mode: Instruction+payload */
  59. qspi_message.instruction.content = W25X_REG_WRITESTATUS;
  60. qspi_message.instruction.qspi_lines = 1;
  61. qspi_message.qspi_data_lines = 1;
  62. qspi_message.parent.cs_take = 1;
  63. qspi_message.parent.cs_release = 1;
  64. qspi_message.parent.send_buf = &au8Val[0];
  65. qspi_message.parent.length = sizeof(au8Val);
  66. qspi_message.parent.next = RT_NULL;
  67. if (rt_qspi_transfer_message(qspi_device, &qspi_message) != sizeof(au8Val))
  68. {
  69. result = -RT_ERROR;
  70. }
  71. result = RT_EOK;
  72. exit_SpiFlash_WriteStatusReg:
  73. return result;
  74. }
  75. static void SpiFlash_WaitReady(struct rt_qspi_device *qspi_device)
  76. {
  77. volatile uint8_t u8ReturnValue;
  78. do
  79. {
  80. u8ReturnValue = SpiFlash_ReadStatusReg(qspi_device);
  81. u8ReturnValue = u8ReturnValue & 1;
  82. }
  83. while (u8ReturnValue != 0); // check the BUSY bit
  84. }
  85. static void SpiFlash_EnterQspiMode(struct rt_qspi_device *qspi_device)
  86. {
  87. rt_err_t result = RT_EOK;
  88. uint8_t u8Status1 = SpiFlash_ReadStatusReg(qspi_device);
  89. uint8_t u8Status2 = SpiFlash_ReadStatusReg2(qspi_device);
  90. u8Status2 |= W25X_REG_QUADENABLE;
  91. result = SpiFlash_WriteStatusReg(qspi_device, u8Status1, u8Status2);
  92. RT_ASSERT(result == RT_EOK);
  93. SpiFlash_WaitReady(qspi_device);
  94. }
  95. static void SpiFlash_ExitQspiMode(struct rt_qspi_device *qspi_device)
  96. {
  97. rt_err_t result = RT_EOK;
  98. uint8_t u8Status1 = SpiFlash_ReadStatusReg(qspi_device);
  99. uint8_t u8Status2 = SpiFlash_ReadStatusReg2(qspi_device);
  100. u8Status2 &= ~W25X_REG_QUADENABLE;
  101. result = SpiFlash_WriteStatusReg(qspi_device, u8Status1, u8Status2);
  102. RT_ASSERT(result == RT_EOK);
  103. SpiFlash_WaitReady(qspi_device);
  104. }
  105. static int rt_hw_spiflash_init(void)
  106. {
  107. /* Here, we use Dual I/O to drive the SPI flash by default. */
  108. /* If you want to use Quad I/O, you can modify to 4 from 2 and crossover D2/D3 pin of SPI flash. */
  109. if (nu_qspi_bus_attach_device("qspi0", "qspi01", 2, SpiFlash_EnterQspiMode, SpiFlash_ExitQspiMode) != RT_EOK)
  110. return -1;
  111. #if defined(RT_USING_SFUD)
  112. if (rt_sfud_flash_probe("flash0", "qspi01") == RT_NULL)
  113. {
  114. return -(RT_ERROR);
  115. }
  116. #endif
  117. return 0;
  118. }
  119. INIT_COMPONENT_EXPORT(rt_hw_spiflash_init);
  120. #endif /* BOARD_USING_STORAGE_SPIFLASH */
  121. #if defined(BOARD_USING_LCD_ILI9341) && defined(NU_PKG_USING_ILI9341_SPI)
  122. #if defined(NU_PKG_USING_ADC_TOUCH_SW)
  123. #include "adc_touch.h"
  124. #include "touch_sw.h"
  125. #include "NuMicro.h"
  126. #define NU_MFP_POS(PIN) ((PIN % 8) * 4)
  127. #define NU_MFP_MSK(PIN) (0xful << NU_MFP_POS(PIN))
  128. S_CALIBRATION_MATRIX g_sCalMat = { 25, 6607, -3535848, 5185, 33, -2924330, 65536 };
  129. static void nu_pin_func(rt_base_t pin, int data)
  130. {
  131. uint32_t pin_index = NU_GET_PINS(pin);
  132. uint32_t port_index = NU_GET_PORT(pin);
  133. __IO uint32_t *GPx_MFPx = ((__IO uint32_t *) &SYS->GPA_MFPL) + port_index * 2 + (pin_index / 8);
  134. uint32_t MFP_Msk = NU_MFP_MSK(pin_index);
  135. *GPx_MFPx = (*GPx_MFPx & (~MFP_Msk)) | data;
  136. }
  137. static void tp_switch_to_analog(rt_base_t pin)
  138. {
  139. GPIO_T *port = (GPIO_T *)(PA_BASE + (0x40) * NU_GET_PORT(pin));
  140. if (pin == NU_GET_PININDEX(NU_PB, 7))
  141. nu_pin_func(pin, SYS_GPB_MFPL_PB7MFP_ADC0_CH7);
  142. else if (pin == NU_GET_PININDEX(NU_PB, 4))
  143. nu_pin_func(pin, SYS_GPB_MFPL_PB4MFP_ADC0_CH4);
  144. GPIO_DISABLE_DIGITAL_PATH(port, NU_GET_PIN_MASK(NU_GET_PINS(pin)));
  145. }
  146. static void tp_switch_to_digital(rt_base_t pin)
  147. {
  148. GPIO_T *port = (GPIO_T *)(PA_BASE + (0x40) * NU_GET_PORT(pin));
  149. nu_pin_func(pin, 0);
  150. /* Enable digital path on these EADC pins */
  151. GPIO_ENABLE_DIGITAL_PATH(port, NU_GET_PIN_MASK(NU_GET_PINS(pin)));
  152. }
  153. static S_TOUCH_SW sADCTP =
  154. {
  155. .adc_name = "adc0",
  156. .i32ADCChnYU = 7,
  157. .i32ADCChnXR = 4,
  158. .pin =
  159. {
  160. NU_GET_PININDEX(NU_PB, 6), // XL
  161. NU_GET_PININDEX(NU_PB, 7), // YU
  162. NU_GET_PININDEX(NU_PB, 4), // XR
  163. NU_GET_PININDEX(NU_PB, 5), // YD
  164. },
  165. .switch_to_analog = tp_switch_to_analog,
  166. .switch_to_digital = tp_switch_to_digital,
  167. };
  168. #endif
  169. #include <lcd_ili9341.h>
  170. #if defined(PKG_USING_GUIENGINE)
  171. #include <rtgui/driver.h>
  172. #endif
  173. static rt_base_t g_ILI9341_SPI_CS_PIN = NU_GET_PININDEX(NU_PA, 8);
  174. int rt_hw_ili9341_port(void)
  175. {
  176. if (rt_hw_lcd_ili9341_spi_init("uspi0", (void *)&g_ILI9341_SPI_CS_PIN) != RT_EOK)
  177. return -1;
  178. rt_hw_lcd_ili9341_init();
  179. #if defined(PKG_USING_GUIENGINE)
  180. rt_device_t lcd_ili9341;
  181. lcd_ili9341 = rt_device_find("lcd");
  182. if (lcd_ili9341)
  183. {
  184. rtgui_graphic_set_device(lcd_ili9341);
  185. }
  186. #endif
  187. #if defined(NU_PKG_USING_ADC_TOUCH_SW)
  188. nu_adc_touch_sw_register(&sADCTP);
  189. #endif
  190. return 0;
  191. }
  192. INIT_COMPONENT_EXPORT(rt_hw_ili9341_port);
  193. #endif /* BOARD_USING_LCD_ILI9341 */