1
0

dma_config.h 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-01-05 zylx first version
  9. * 2019-01-08 SummerGift clean up the code
  10. */
  11. #ifndef __DMA_CONFIG_H__
  12. #define __DMA_CONFIG_H__
  13. #include <rtthread.h>
  14. #ifdef __cplusplus
  15. extern "C" {
  16. #endif
  17. /* DMA1 channel1 */
  18. #if defined(BSP_SPI1_RX_USING_DMA) && !defined(SPI1_RX_DMA_INSTANCE)
  19. #define SPI1_DMA_RX_IRQHandler DMA1_Channel1_IRQHandler
  20. #define SPI1_RX_DMA_RCC RCC_AHBENR_DMA1EN
  21. #define SPI1_RX_DMA_INSTANCE DMA1_Channel1
  22. #define SPI1_RX_DMA_REQUEST DMA_REQUEST_SPI1_RX
  23. #define SPI1_RX_DMA_IRQ DMA1_Channel1_IRQn
  24. #ifdef BSP_UART1_RX_USING_DMA
  25. #undef BSP_UART1_RX_USING_DMA
  26. #endif
  27. #ifdef BSP_SPI2_RX_USING_DMA
  28. #undef BSP_SPI2_RX_USING_DMA
  29. #endif
  30. #elif defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_INSTANCE)
  31. #define UART1_DMA_RX_IRQHandler DMA1_Channel1_IRQHandler
  32. #define UART1_RX_DMA_RCC RCC_AHBENR_DMA1EN
  33. #define UART1_RX_DMA_INSTANCE DMA1_Channel1
  34. #define UART1_RX_DMA_REQUEST DMA_REQUEST_USART1_RX
  35. #define UART1_RX_DMA_IRQ DMA1_Channel1_IRQn
  36. #ifdef BSP_SPI2_RX_USING_DMA
  37. #undef BSP_SPI2_RX_USING_DMA
  38. #endif
  39. #elif defined(BSP_SPI2_RX_USING_DMA) && !defined(SPI2_RX_DMA_INSTANCE)
  40. #define SPI2_DMA_RX_IRQHandler DMA1_Channel1_IRQHandler
  41. #define SPI2_RX_DMA_RCC RCC_AHBENR_DMA1EN
  42. #define SPI2_RX_DMA_INSTANCE DMA1_Channel1
  43. #define SPI2_RX_DMA_REQUEST DMA_REQUEST_SPI2_RX
  44. #define SPI2_RX_DMA_IRQ DMA1_Channel1_IRQn
  45. #endif
  46. /* DMA1 channle2-3 */
  47. #if defined(BSP_SPI1_TX_USING_DMA) && !defined(SPI1_TX_DMA_INSTANCE)
  48. #define SPI1_DMA_TX_IRQHandler DMA1_Channel2_3_IRQHandler
  49. #define SPI1_TX_DMA_RCC RCC_AHBENR_DMA1EN
  50. #define SPI1_TX_DMA_INSTANCE DMA1_Channel2
  51. #define SPI1_TX_DMA_REQUEST DMA_REQUEST_SPI1_TX
  52. #define SPI1_TX_DMA_IRQ DMA1_Channel2_3_IRQn
  53. #ifdef BSP_UART2_RX_USING_DMA
  54. #undef BSP_UART2_RX_USING_DMA
  55. #endif
  56. #ifdef BSP_SPI2_TX_USING_DMA
  57. #undef BSP_SPI2_TX_USING_DMA
  58. #endif
  59. #elif defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_INSTANCE)
  60. #define UART2_DMA_RX_IRQHandler DMA1_Channel2_3_IRQHandler
  61. #define UART2_RX_DMA_RCC RCC_AHBENR_DMA1EN
  62. #define UART2_RX_DMA_INSTANCE DMA1_Channel2
  63. #define UART2_RX_DMA_REQUEST DMA_REQUEST_USART2_RX
  64. #define UART2_RX_DMA_IRQ DMA1_Channel2_3_IRQn
  65. #ifdef BSP_SPI2_TX_USING_DMA
  66. #undef BSP_SPI2_TX_USING_DMA
  67. #endif
  68. #elif defined(BSP_SPI2_TX_USING_DMA) && !defined(SPI2_TX_DMA_INSTANCE)
  69. #define SPI2_DMA_TX_IRQHandler DMA1_Channel2_3_IRQHandler
  70. #define SPI2_TX_DMA_RCC RCC_AHBENR_DMA1EN
  71. #define SPI2_TX_DMA_INSTANCE DMA1_Channel2
  72. #define SPI2_TX_DMA_REQUEST DMA_REQUEST_SPI2_TX
  73. #define SPI2_TX_DMA_IRQ DMA1_Channel2_3_IRQn
  74. #endif
  75. #if defined(BSP_LPUART1_RX_USING_DMA) && !defined(LPUART1_RX_DMA_INSTANCE)
  76. #define LPUART1_DMA_RX_IRQHandler DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
  77. #define LPUART1_RX_DMA_RCC RCC_AHBENR_DMA1EN
  78. #define LPUART1_RX_DMA_INSTANCE DMA1_Channel5
  79. #define LPUART1_RX_DMA_REQUEST DMA_REQUEST_LPUART1_RX
  80. #define LPUART1_RX_DMA_IRQ DMA1_Ch4_7_DMAMUX1_OVR_IRQn
  81. #endif
  82. #ifdef __cplusplus
  83. }
  84. #endif
  85. #endif /* __DMA_CONFIG_H__ */