board.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-06 SummerGift first version
  9. */
  10. #include "board.h"
  11. void SystemClock_Config(void)
  12. {
  13. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  14. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  15. RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  16. /**Supply configuration update enable
  17. */
  18. MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
  19. /**Configure the main internal regulator output voltage
  20. */
  21. __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  22. while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY)
  23. {
  24. }
  25. /**Initializes the CPU, AHB and APB busses clocks
  26. */
  27. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  28. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  29. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  30. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  31. RCC_OscInitStruct.PLL.PLLM = 5;
  32. RCC_OscInitStruct.PLL.PLLN = 160;
  33. RCC_OscInitStruct.PLL.PLLP = 2;
  34. RCC_OscInitStruct.PLL.PLLQ = 2;
  35. RCC_OscInitStruct.PLL.PLLR = 2;
  36. RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  37. RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  38. RCC_OscInitStruct.PLL.PLLFRACN = 0;
  39. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  40. {
  41. Error_Handler();
  42. }
  43. /**Initializes the CPU, AHB and APB busses clocks
  44. */
  45. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  46. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
  47. |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  48. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  49. RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  50. RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  51. RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
  52. RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  53. RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  54. RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
  55. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  56. {
  57. Error_Handler();
  58. }
  59. PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  60. PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
  61. if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  62. {
  63. Error_Handler();
  64. }
  65. }