|
2 jaren geleden | |
---|---|---|
.. | ||
applications | 2 jaren geleden | |
board | 2 jaren geleden | |
figures | 5 jaren geleden | |
.config | 3 jaren geleden | |
.gitignore | 5 jaren geleden | |
Kconfig | 5 jaren geleden | |
README.md | 4 jaren geleden | |
README_zh.md | 3 jaren geleden | |
SConscript | 5 jaren geleden | |
SConstruct | 2 jaren geleden | |
project.ewd | 5 jaren geleden | |
project.ewp | 3 jaren geleden | |
project.eww | 5 jaren geleden | |
project.uvoptx | 4 jaren geleden | |
project.uvprojx | 3 jaren geleden | |
rtconfig.h | 3 jaren geleden | |
rtconfig.py | 2 jaren geleden | |
template.ewp | 5 jaren geleden | |
template.eww | 5 jaren geleden | |
template.uvoptx | 5 jaren geleden | |
template.uvprojx | 5 jaren geleden |
The STM32L496xx devices are the ultra-low-power microcontrollers based on the high-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm® single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.
The STM32L496xx devices embed high-speed memories (up to 1 Mbyte of Flash memory, 320 Kbyte of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix. The STM32L496xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall. The devices offer up to three fast 12-bit ADCs (5 Msps), two comparators, two operational amplifiers, two DAC channels, an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and two 16-bit low-power timers. The devices support four digital filters for external sigma delta modulators (DFSDM). In addition, up to 24 capacitive sensing channels are available. The devices also embed an integrated LCD driver 8x40 or 4x44, with internal step-up converter. They also feature standard and advanced communication interfaces.
Memories
Clock Sources
LCD 8 × 40 or 4 × 44 with step-up converter
Up to 24 capacitive sensing channels: support touchkey, linear and rotary touch sensors
4 x digital filters for sigma delta modulator
Rich analog peripherals (independent supply)
20 x communication interfaces
14-channel DMA controller
True random number generator
CRC calculation unit, 96-bit unique ID
Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™
Documents | Description |
---|---|
STM32_Nucleo-144_BSP_Introduction | How to run RT-Thread on STM32 Nucleo-64 boards (Must-Read) |
STM32L496ZG ST Official Website | STM32L496ZG datasheet and other resources |
Meco Man @ RT-Thread Community
jiantingman@foxmail.com