| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134 |
- MEMORY
- {
- PAGE 0 : /* Program Memory */
- /* Memory (RAM/FLASH) blocks can be moved to PAGE1 for data allocation */
- /* BEGIN is used for the "boot to SARAM" bootloader mode */
- BEGIN : origin = 0x080000, length = 0x000002
- RAMM0 : origin = 0x000122, length = 0x0002DE
- RAMD0 : origin = 0x00B000, length = 0x000800
- RAMLS0 : origin = 0x008000, length = 0x000800
- RAMLS1 : origin = 0x008800, length = 0x000800
- RAMLS2 : origin = 0x009000, length = 0x000800
- RAMLS3 : origin = 0x009800, length = 0x000800
- RAMLS4 : origin = 0x00A000, length = 0x000800
- RESET : origin = 0x3FFFC0, length = 0x000002
- /* Flash sectors */
- FLASHA : origin = 0x080002, length = 0x001FFE /* on-chip Flash */
- FLASHB : origin = 0x082000, length = 0x002000 /* on-chip Flash */
- FLASHC : origin = 0x084000, length = 0x002000 /* on-chip Flash */
- FLASHD : origin = 0x086000, length = 0x002000 /* on-chip Flash */
- FLASHE : origin = 0x088000, length = 0x008000 /* on-chip Flash */
- FLASHF : origin = 0x090000, length = 0x008000 /* on-chip Flash */
- FLASHG : origin = 0x098000, length = 0x008000 /* on-chip Flash */
- FLASHH : origin = 0x0A0000, length = 0x008000 /* on-chip Flash */
- FLASHI : origin = 0x0A8000, length = 0x008000 /* on-chip Flash */
- FLASHJ : origin = 0x0B0000, length = 0x008000 /* on-chip Flash */
- FLASHK : origin = 0x0B8000, length = 0x002000 /* on-chip Flash */
- FLASHL : origin = 0x0BA000, length = 0x002000 /* on-chip Flash */
- FLASHM : origin = 0x0BC000, length = 0x002000 /* on-chip Flash */
- FLASHN : origin = 0x0BE000, length = 0x002000 /* on-chip Flash */
- PAGE 1 : /* Data Memory */
- /* Memory (RAM/FLASH) blocks can be moved to PAGE0 for program allocation */
- BOOT_RSVD : origin = 0x000002, length = 0x000120 /* Part of M0, BOOT rom will use this for stack */
- RAMM1 : origin = 0x000400, length = 0x000400 /* on-chip RAM block M1 */
- RAMD1 : origin = 0x00B800, length = 0x000800
- RAMLS5 : origin = 0x00A800, length = 0x000800
- RAMGS0 : origin = 0x00C000, length = 0x001000
- RAMGS1 : origin = 0x00D000, length = 0x001000
- RAMGS2 : origin = 0x00E000, length = 0x001000
- RAMGS3 : origin = 0x00F000, length = 0x001000
- RAMGS4 : origin = 0x010000, length = 0x001000
- RAMGS5 : origin = 0x011000, length = 0x001000
- RAMGS6 : origin = 0x012000, length = 0x001000
- RAMGS7 : origin = 0x013000, length = 0x001000
- RAMGS8 : origin = 0x014000, length = 0x001000
- RAMGS9 : origin = 0x015000, length = 0x001000
- RAMGS10 : origin = 0x016000, length = 0x001000
- RAMGS11 : origin = 0x017000, length = 0x001000
- RAMGS12 : origin = 0x018000, length = 0x001000 /* Only Available on F28379D, F28377D, F28375D devices. Remove line on other devices. */
- RAMGS13 : origin = 0x019000, length = 0x001000 /* Only Available on F28379D, F28377D, F28375D devices. Remove line on other devices. */
- RAMGS14 : origin = 0x01A000, length = 0x001000 /* Only Available on F28379D, F28377D, F28375D devices. Remove line on other devices. */
- RAMGS15 : origin = 0x01B000, length = 0x001000 /* Only Available on F28379D, F28377D, F28375D devices. Remove line on other devices. */
- CPU2TOCPU1RAM : origin = 0x03F800, length = 0x000400
- CPU1TOCPU2RAM : origin = 0x03FC00, length = 0x000400
- }
- SECTIONS
- {
- /* Allocate program areas: */
- .cinit : > FLASHB PAGE = 0, ALIGN(4)
- .pinit : > FLASHB, PAGE = 0, ALIGN(4)
- .text : > FLASHB PAGE = 0, ALIGN(4)
- codestart : > BEGIN PAGE = 0, ALIGN(4)
- /* Allocate uninitalized data sections: */
- .stack : > RAMM1 PAGE = 1
- .ebss : > RAMLS5 PAGE = 1
- .esysmem : > RAMLS5 PAGE = 1
- /* Initalized sections go in Flash */
- .econst : > FLASHB PAGE = 0, ALIGN(4)
- .switch : > FLASHB PAGE = 0, ALIGN(4)
- .reset : > RESET, PAGE = 0, TYPE = DSECT /* not used, */
- Filter_RegsFile : > RAMGS0, PAGE = 1
- #ifdef __TI_COMPILER_VERSION__
- #if __TI_COMPILER_VERSION__ >= 15009000
- .TI.ramfunc : {} LOAD = FLASHD,
- RUN = RAMLS0 | RAMLS1 | RAMLS2 |RAMLS3,
- LOAD_START(_RamfuncsLoadStart),
- LOAD_SIZE(_RamfuncsLoadSize),
- LOAD_END(_RamfuncsLoadEnd),
- RUN_START(_RamfuncsRunStart),
- RUN_SIZE(_RamfuncsRunSize),
- RUN_END(_RamfuncsRunEnd),
- PAGE = 0, ALIGN(4)
- #else
- ramfuncs : LOAD = FLASHD,
- RUN = RAMLS0 | RAMLS1 | RAMLS2 |RAMLS3,
- LOAD_START(_RamfuncsLoadStart),
- LOAD_SIZE(_RamfuncsLoadSize),
- LOAD_END(_RamfuncsLoadEnd),
- RUN_START(_RamfuncsRunStart),
- RUN_SIZE(_RamfuncsRunSize),
- RUN_END(_RamfuncsRunEnd),
- PAGE = 0, ALIGN(4)
- #endif
- #endif
- /* The following section definitions are required when using the IPC API Drivers */
- GROUP : > CPU1TOCPU2RAM, PAGE = 1
- {
- PUTBUFFER
- PUTWRITEIDX
- GETREADIDX
- }
- GROUP : > CPU2TOCPU1RAM, PAGE = 1
- {
- GETBUFFER : TYPE = DSECT
- GETWRITEIDX : TYPE = DSECT
- PUTREADIDX : TYPE = DSECT
- }
- /* Allocate IQ math areas: */
- IQmath : > FLASHB, PAGE = 0, ALIGN(4) /* Math Code */
- IQmathTables : > FLASHC, PAGE = 0, ALIGN(4)
- }
- /*
- //===========================================================================
- // End of file.
- //===========================================================================
- */
|
