drv_usart.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2021-08-20 BruceOu first implementation
  9. */
  10. #include "drv_usart.h"
  11. #include <board.h>
  12. #ifdef RT_USING_SERIAL
  13. #if !defined(BSP_USING_UART0) && !defined(BSP_USING_UART1) && \
  14. !defined(BSP_USING_UART2) && !defined(BSP_USING_UART3) && \
  15. !defined(BSP_USING_UART4) && !defined(BSP_USING_UART5) && \
  16. !defined(BSP_USING_UART6) && !defined(BSP_USING_UART7)
  17. #error "Please define at least one UARTx"
  18. #endif
  19. #include <rtdevice.h>
  20. /* GD32 uart driver */
  21. // Todo: compress uart info
  22. struct gd32_uart
  23. {
  24. uint32_t uart_periph; //Todo: 3bits
  25. IRQn_Type irqn; //Todo: 7bits
  26. rcu_periph_enum per_clk; //Todo: 5bits
  27. rcu_periph_enum tx_gpio_clk; //Todo: 5bits
  28. rcu_periph_enum rx_gpio_clk; //Todo: 5bits
  29. uint32_t tx_port; //Todo: 4bits
  30. uint16_t tx_af; //Todo: 4bits
  31. uint16_t tx_pin; //Todo: 4bits
  32. uint32_t rx_port; //Todo: 4bits
  33. uint16_t rx_af; //Todo: 4bits
  34. uint16_t rx_pin; //Todo: 4bits
  35. struct rt_serial_device * serial;
  36. char *device_name;
  37. };
  38. static void uart_isr(struct rt_serial_device *serial);
  39. #if defined(BSP_USING_UART0)
  40. struct rt_serial_device serial0;
  41. void USART0_IRQHandler(void)
  42. {
  43. /* enter interrupt */
  44. rt_interrupt_enter();
  45. uart_isr(&serial0);
  46. /* leave interrupt */
  47. rt_interrupt_leave();
  48. }
  49. #endif /* BSP_USING_UART0 */
  50. #if defined(BSP_USING_UART1)
  51. struct rt_serial_device serial1;
  52. void USART1_IRQHandler(void)
  53. {
  54. /* enter interrupt */
  55. rt_interrupt_enter();
  56. uart_isr(&serial1);
  57. /* leave interrupt */
  58. rt_interrupt_leave();
  59. }
  60. #endif /* BSP_USING_UART1 */
  61. #if defined(BSP_USING_UART2)
  62. struct rt_serial_device serial2;
  63. void USART2_IRQHandler(void)
  64. {
  65. /* enter interrupt */
  66. rt_interrupt_enter();
  67. uart_isr(&serial2);
  68. /* leave interrupt */
  69. rt_interrupt_leave();
  70. }
  71. #endif /* BSP_USING_UART2 */
  72. #if defined(BSP_USING_UART3)
  73. struct rt_serial_device serial3;
  74. void UART3_IRQHandler(void)
  75. {
  76. /* enter interrupt */
  77. rt_interrupt_enter();
  78. uart_isr(&serial3);
  79. /* leave interrupt */
  80. rt_interrupt_leave();
  81. }
  82. #endif /* BSP_USING_UART3 */
  83. #if defined(BSP_USING_UART4)
  84. struct rt_serial_device serial4;
  85. void UART4_IRQHandler(void)
  86. {
  87. /* enter interrupt */
  88. rt_interrupt_enter();
  89. uart_isr(&serial4);
  90. /* leave interrupt */
  91. rt_interrupt_leave();
  92. }
  93. #endif /* BSP_USING_UART4 */
  94. #if defined(BSP_USING_UART5)
  95. struct rt_serial_device serial5;
  96. void USART5_IRQHandler(void)
  97. {
  98. /* enter interrupt */
  99. rt_interrupt_enter();
  100. uart_isr(&serial5);
  101. /* leave interrupt */
  102. rt_interrupt_leave();
  103. }
  104. #endif /* BSP_USING_UART5 */
  105. #if defined(BSP_USING_UART6)
  106. struct rt_serial_device serial6;
  107. void UART6_IRQHandler(void)
  108. {
  109. /* enter interrupt */
  110. rt_interrupt_enter();
  111. uart_isr(&serial6);
  112. /* leave interrupt */
  113. rt_interrupt_leave();
  114. }
  115. #endif /* BSP_USING_UART6 */
  116. #if defined(BSP_USING_UART7)
  117. struct rt_serial_device serial7;
  118. void UART7_IRQHandler(void)
  119. {
  120. /* enter interrupt */
  121. rt_interrupt_enter();
  122. uart_isr(&serial7);
  123. /* leave interrupt */
  124. rt_interrupt_leave();
  125. }
  126. #endif /* BSP_USING_UART7 */
  127. static const struct gd32_uart uarts[] = {
  128. #ifdef BSP_USING_UART0
  129. {
  130. USART0, // uart peripheral index
  131. USART0_IRQn, // uart iqrn
  132. RCU_USART0, RCU_GPIOA, RCU_GPIOA, // periph clock, tx gpio clock, rt gpio clock
  133. GPIOA, GPIO_AF_7, GPIO_PIN_9, // tx port, tx alternate, tx pin
  134. GPIOA, GPIO_AF_7, GPIO_PIN_10, // rx port, rx alternate, rx pin
  135. &serial0,
  136. "uart0",
  137. },
  138. #endif
  139. #ifdef BSP_USING_UART1
  140. {
  141. USART1, // uart peripheral index
  142. USART1_IRQn, // uart iqrn
  143. RCU_USART1, RCU_GPIOA, RCU_GPIOA, // periph clock, tx gpio clock, rt gpio clock
  144. GPIOA, GPIO_AF_7, GPIO_PIN_2, // tx port, tx alternate, tx pin
  145. GPIOA, GPIO_AF_7, GPIO_PIN_3, // rx port, rx alternate, rx pin
  146. &serial1,
  147. "uart1",
  148. },
  149. #endif
  150. #ifdef BSP_USING_UART2
  151. {
  152. USART2, // uart peripheral index
  153. USART2_IRQn, // uart iqrn
  154. RCU_USART2, RCU_GPIOB, RCU_GPIOB, // periph clock, tx gpio clock, rt gpio clock
  155. GPIOB, GPIO_AF_7, GPIO_PIN_10, // tx port, tx alternate, tx pin
  156. GPIOB, GPIO_AF_7, GPIO_PIN_11, // rx port, rx alternate, rx pin
  157. &serial2,
  158. "uart2",
  159. },
  160. #endif
  161. #ifdef BSP_USING_UART3
  162. {
  163. UART3, // uart peripheral index
  164. UART3_IRQn, // uart iqrn
  165. RCU_UART3, RCU_GPIOC, RCU_GPIOC, // periph clock, tx gpio clock, rt gpio clock
  166. GPIOC, GPIO_AF_8, GPIO_PIN_10, // tx port, tx alternate, tx pin
  167. GPIOC, GPIO_AF_8, GPIO_PIN_11, // rx port, rx alternate, rx pin
  168. &serial3,
  169. "uart3",
  170. },
  171. #endif
  172. #ifdef BSP_USING_UART4
  173. {
  174. UART4, // uart peripheral index
  175. UART4_IRQn, // uart iqrn
  176. RCU_UART4, RCU_GPIOC, RCU_GPIOD, // periph clock, tx gpio clock, rt gpio clock
  177. GPIOC, GPIO_AF_8, GPIO_PIN_12, // tx port, tx alternate, tx pin
  178. GPIOD, GPIO_AF_8, GPIO_PIN_2, // rx port, rx alternate, rx pin
  179. &serial4,
  180. "uart4",
  181. },
  182. #endif
  183. #ifdef BSP_USING_UART5
  184. {
  185. USART5, // uart peripheral index
  186. USART5_IRQn, // uart iqrn
  187. RCU_USART5, RCU_GPIOC, RCU_GPIOC, // periph clock, tx gpio clock, rt gpio clock
  188. GPIOC, GPIO_AF_8, GPIO_PIN_6, // tx port, tx alternate, tx pin
  189. GPIOC, GPIO_AF_8, GPIO_PIN_7, // rx port, rx alternate, rx pin
  190. &serial5,
  191. "uart5",
  192. },
  193. #endif
  194. #ifdef BSP_USING_UART6
  195. {
  196. UART6, // uart peripheral index
  197. UART6_IRQn, // uart iqrn
  198. RCU_UART6, RCU_GPIOE, RCU_GPIOE, // periph clock, tx gpio clock, rt gpio clock
  199. GPIOE, GPIO_AF_8, GPIO_PIN_7, // tx port, tx alternate, tx pin
  200. GPIOE, GPIO_AF_8, GPIO_PIN_8, // rx port, rx alternate, rx pin
  201. &serial6,
  202. "uart6",
  203. },
  204. #endif
  205. #ifdef BSP_USING_UART7
  206. {
  207. UART7, // uart peripheral index
  208. UART7_IRQn, // uart iqrn
  209. RCU_UART7, RCU_GPIOE, RCU_GPIOE, // periph clock, tx gpio clock, rt gpio clock
  210. GPIOE, GPIO_AF_8, GPIO_PIN_0, // tx port, tx alternate, tx pin
  211. GPIOE, GPIO_AF_8, GPIO_PIN_1, // rx port, rx alternate, rx pin
  212. &serial7,
  213. "uart7",
  214. },
  215. #endif
  216. };
  217. /**
  218. * @brief UART MSP Initialization
  219. * This function configures the hardware resources used in this example:
  220. * - Peripheral's clock enable
  221. * - Peripheral's GPIO Configuration
  222. * - NVIC configuration for UART interrupt request enable
  223. * @param huart: UART handle pointer
  224. * @retval None
  225. */
  226. void gd32_uart_gpio_init(struct gd32_uart *uart)
  227. {
  228. /* enable USART clock */
  229. rcu_periph_clock_enable(uart->tx_gpio_clk);
  230. rcu_periph_clock_enable(uart->rx_gpio_clk);
  231. rcu_periph_clock_enable(uart->per_clk);
  232. /* connect port to USARTx_Tx */
  233. gpio_af_set(uart->tx_port, uart->tx_af, uart->tx_pin);
  234. /* connect port to USARTx_Rx */
  235. gpio_af_set(uart->rx_port, uart->rx_af, uart->rx_pin);
  236. /* configure USART Tx as alternate function push-pull */
  237. gpio_mode_set(uart->tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, uart->tx_pin);
  238. gpio_output_options_set(uart->tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, uart->tx_pin);
  239. /* configure USART Rx as alternate function push-pull */
  240. gpio_mode_set(uart->rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, uart->rx_pin);
  241. gpio_output_options_set(uart->rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, uart->rx_pin);
  242. NVIC_SetPriority(uart->irqn, 0);
  243. NVIC_EnableIRQ(uart->irqn);
  244. }
  245. static rt_err_t _uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
  246. {
  247. struct gd32_uart *uart;
  248. RT_ASSERT(serial != RT_NULL);
  249. RT_ASSERT(cfg != RT_NULL);
  250. uart = (struct gd32_uart *)serial->parent.user_data;
  251. gd32_uart_gpio_init(uart);
  252. usart_baudrate_set(uart->uart_periph, cfg->baud_rate);
  253. switch (cfg->data_bits)
  254. {
  255. case DATA_BITS_9:
  256. usart_word_length_set(uart->uart_periph, USART_WL_9BIT);
  257. break;
  258. default:
  259. usart_word_length_set(uart->uart_periph, USART_WL_8BIT);
  260. break;
  261. }
  262. switch (cfg->stop_bits)
  263. {
  264. case STOP_BITS_2:
  265. usart_stop_bit_set(uart->uart_periph, USART_STB_2BIT);
  266. break;
  267. default:
  268. usart_stop_bit_set(uart->uart_periph, USART_STB_1BIT);
  269. break;
  270. }
  271. switch (cfg->parity)
  272. {
  273. case PARITY_ODD:
  274. usart_parity_config(uart->uart_periph, USART_PM_ODD);
  275. break;
  276. case PARITY_EVEN:
  277. usart_parity_config(uart->uart_periph, USART_PM_EVEN);
  278. break;
  279. default:
  280. usart_parity_config(uart->uart_periph, USART_PM_NONE);
  281. break;
  282. }
  283. usart_receive_config(uart->uart_periph, USART_RECEIVE_ENABLE);
  284. usart_transmit_config(uart->uart_periph, USART_TRANSMIT_ENABLE);
  285. usart_enable(uart->uart_periph);
  286. return RT_EOK;
  287. }
  288. static rt_err_t _uart_control(struct rt_serial_device *serial, int cmd, void *arg)
  289. {
  290. struct gd32_uart *uart;
  291. RT_ASSERT(serial != RT_NULL);
  292. uart = (struct gd32_uart *)serial->parent.user_data;
  293. switch (cmd)
  294. {
  295. case RT_DEVICE_CTRL_CLR_INT:
  296. /* disable rx irq */
  297. NVIC_DisableIRQ(uart->irqn);
  298. /* disable interrupt */
  299. usart_interrupt_disable(uart->uart_periph, USART_INT_RBNE);
  300. break;
  301. case RT_DEVICE_CTRL_SET_INT:
  302. /* enable rx irq */
  303. NVIC_EnableIRQ(uart->irqn);
  304. /* enable interrupt */
  305. usart_interrupt_enable(uart->uart_periph, USART_INT_RBNE);
  306. break;
  307. }
  308. return RT_EOK;
  309. }
  310. static int _uart_putc(struct rt_serial_device *serial, char ch)
  311. {
  312. struct gd32_uart *uart;
  313. RT_ASSERT(serial != RT_NULL);
  314. uart = (struct gd32_uart *)serial->parent.user_data;
  315. usart_data_transmit(uart->uart_periph, ch);
  316. while((usart_flag_get(uart->uart_periph, USART_FLAG_TC) == RESET));
  317. return RT_EOK;
  318. }
  319. static int _uart_getc(struct rt_serial_device *serial)
  320. {
  321. int ch;
  322. struct gd32_uart *uart;
  323. RT_ASSERT(serial != RT_NULL);
  324. uart = (struct gd32_uart *)serial->parent.user_data;
  325. ch = -1;
  326. if (usart_flag_get(uart->uart_periph, USART_FLAG_RBNE) != RESET)
  327. ch = usart_data_receive(uart->uart_periph);
  328. return ch;
  329. }
  330. /**
  331. * Uart common interrupt process. This need add to uart ISR.
  332. *
  333. * @param serial serial device
  334. */
  335. static void uart_isr(struct rt_serial_device *serial)
  336. {
  337. struct gd32_uart *uart = (struct gd32_uart *) serial->parent.user_data;
  338. RT_ASSERT(uart != RT_NULL);
  339. /* UART in mode Receiver -------------------------------------------------*/
  340. if ((usart_interrupt_flag_get(uart->uart_periph, USART_INT_FLAG_RBNE) != RESET) &&
  341. (usart_flag_get(uart->uart_periph, USART_FLAG_RBNE) != RESET))
  342. {
  343. rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
  344. /* Clear RXNE interrupt flag */
  345. usart_flag_clear(uart->uart_periph, USART_FLAG_RBNE);
  346. }
  347. }
  348. static const struct rt_uart_ops gd32_uart_ops =
  349. {
  350. _uart_configure,
  351. _uart_control,
  352. _uart_putc,
  353. _uart_getc,
  354. };
  355. int gd32_hw_usart_init(void)
  356. {
  357. struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
  358. int i;
  359. int result;
  360. for (i = 0; i < sizeof(uarts) / sizeof(uarts[0]); i++)
  361. {
  362. uarts[i].serial->ops = &gd32_uart_ops;
  363. uarts[i].serial->config = config;
  364. /* register UART1 device */
  365. result = rt_hw_serial_register(uarts[i].serial,
  366. uarts[i].device_name,
  367. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  368. (void *)&uarts[i]);
  369. RT_ASSERT(result == RT_EOK);
  370. }
  371. return result;
  372. }
  373. INIT_BOARD_EXPORT(gd32_hw_usart_init);
  374. #endif