12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061 |
- /*
- * Copyright (c) 2006-2025 RT-Thread Development Team
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Change Logs:
- * Date Author Notes
- * 2025-05-28 ZhangJing Porting to ultrarisc dp1000
- */
- #ifndef __DRV_UART_H__
- #define __DRV_UART_H__
- #include "riscv_io.h"
- /**
- * uart ns16550a
- * http://byterunner.com/16550.html
- */
- /* TRANSMIT AND RECEIVE HOLDING REGISTER */
- #define UART_RHR 0
- #define UART_THR 0
- /* INTERRUPT ENABLE REGISTER */
- #define UART_IER 1
- #define UART_IER_RX_ENABLE (1 << 0)
- #define UART_IER_TX_ENABLE (1 << 1)
- /* FIFO CONTROL REGISTER */
- #define UART_FCR 2
- #define UART_FCR_FIFO_ENABLE (1 << 0)
- #define UART_FCR_FIFO_CLEAR (3 << 1)
- /* INTERRUPT STATUS REGISTER */
- #define UART_ISR 2
- /* LINE CONTROL REGISTER */
- #define UART_LCR 3
- #define UART_LCR_EIGHT_BITS (3 << 0)
- /* special mode to set baud rate */
- #define UART_LCR_BAUD_LATCH (1 << 7)
- /* LINE STATUS REGISTER */
- #define UART_LSR 5
- /* input is waiting to be read from RHR */
- #define UART_LSR_RX_READY (1 << 0)
- /* THR can accept another character to send */
- #define UART_LSR_TX_IDLE (1 << 5)
- /*#define UART_REFERENCE_CLOCK 1843200
- #define UART_DEFAULT_BAUDRATE 115200*/
- extern void *uart0_base;
- void rt_hw_uart_start_rx_thread();
- int rt_hw_uart_init(void);
- void drv_uart_puts(char *str); /* for syscall */
- #endif /* __DRV_UART_H__ */
|