drv_uart.h 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * Copyright (c) 2006-2025 RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2025-05-28 ZhangJing Porting to ultrarisc dp1000
  9. */
  10. #ifndef __DRV_UART_H__
  11. #define __DRV_UART_H__
  12. #include "riscv_io.h"
  13. /**
  14. * uart ns16550a
  15. * http://byterunner.com/16550.html
  16. */
  17. /* TRANSMIT AND RECEIVE HOLDING REGISTER */
  18. #define UART_RHR 0
  19. #define UART_THR 0
  20. /* INTERRUPT ENABLE REGISTER */
  21. #define UART_IER 1
  22. #define UART_IER_RX_ENABLE (1 << 0)
  23. #define UART_IER_TX_ENABLE (1 << 1)
  24. /* FIFO CONTROL REGISTER */
  25. #define UART_FCR 2
  26. #define UART_FCR_FIFO_ENABLE (1 << 0)
  27. #define UART_FCR_FIFO_CLEAR (3 << 1)
  28. /* INTERRUPT STATUS REGISTER */
  29. #define UART_ISR 2
  30. /* LINE CONTROL REGISTER */
  31. #define UART_LCR 3
  32. #define UART_LCR_EIGHT_BITS (3 << 0)
  33. /* special mode to set baud rate */
  34. #define UART_LCR_BAUD_LATCH (1 << 7)
  35. /* LINE STATUS REGISTER */
  36. #define UART_LSR 5
  37. /* input is waiting to be read from RHR */
  38. #define UART_LSR_RX_READY (1 << 0)
  39. /* THR can accept another character to send */
  40. #define UART_LSR_TX_IDLE (1 << 5)
  41. /*#define UART_REFERENCE_CLOCK 1843200
  42. #define UART_DEFAULT_BAUDRATE 115200*/
  43. extern void *uart0_base;
  44. void rt_hw_uart_start_rx_thread();
  45. int rt_hw_uart_init(void);
  46. void drv_uart_puts(char *str); /* for syscall */
  47. #endif /* __DRV_UART_H__ */