i2c_dev.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2012-04-25 weety first version
  9. * 2014-08-03 bernard fix some compiling warning
  10. * 2021-04-20 RiceChen added support for bus clock control
  11. */
  12. #include <rtdevice.h>
  13. #define DBG_TAG "I2C"
  14. #ifdef RT_I2C_DEBUG
  15. #define DBG_LVL DBG_LOG
  16. #else
  17. #define DBG_LVL DBG_INFO
  18. #endif
  19. #include <rtdbg.h>
  20. static rt_ssize_t i2c_bus_device_read(rt_device_t dev,
  21. rt_off_t pos,
  22. void *buffer,
  23. rt_size_t count)
  24. {
  25. rt_uint16_t addr;
  26. rt_uint16_t flags;
  27. struct rt_i2c_bus_device *bus = (struct rt_i2c_bus_device *)dev->user_data;
  28. RT_ASSERT(bus != RT_NULL);
  29. RT_ASSERT(buffer != RT_NULL);
  30. LOG_D("I2C bus dev [%s] reading %u bytes.", dev->parent.name, count);
  31. addr = pos & 0xffff;
  32. flags = (pos >> 16) & 0xffff;
  33. return rt_i2c_master_recv(bus, addr, flags, (rt_uint8_t *)buffer, count);
  34. }
  35. static rt_ssize_t i2c_bus_device_write(rt_device_t dev,
  36. rt_off_t pos,
  37. const void *buffer,
  38. rt_size_t count)
  39. {
  40. rt_uint16_t addr;
  41. rt_uint16_t flags;
  42. struct rt_i2c_bus_device *bus = (struct rt_i2c_bus_device *)dev->user_data;
  43. RT_ASSERT(bus != RT_NULL);
  44. RT_ASSERT(buffer != RT_NULL);
  45. LOG_D("I2C bus dev [%s] writing %u bytes.", dev->parent.name, count);
  46. addr = pos & 0xffff;
  47. flags = (pos >> 16) & 0xffff;
  48. return rt_i2c_master_send(bus, addr, flags, (const rt_uint8_t *)buffer, count);
  49. }
  50. static rt_err_t i2c_bus_device_control(rt_device_t dev,
  51. int cmd,
  52. void *args)
  53. {
  54. rt_err_t ret;
  55. struct rt_i2c_priv_data *priv_data;
  56. struct rt_i2c_bus_device *bus = (struct rt_i2c_bus_device *)dev->user_data;
  57. RT_ASSERT(bus != RT_NULL);
  58. switch (cmd)
  59. {
  60. /* set 10-bit addr mode */
  61. case RT_I2C_DEV_CTRL_10BIT:
  62. bus->flags |= RT_I2C_ADDR_10BIT;
  63. break;
  64. case RT_I2C_DEV_CTRL_TIMEOUT:
  65. bus->timeout = *(rt_uint32_t *)args;
  66. break;
  67. case RT_I2C_DEV_CTRL_RW:
  68. priv_data = (struct rt_i2c_priv_data *)args;
  69. ret = rt_i2c_transfer(bus, priv_data->msgs, priv_data->number);
  70. if (ret < 0)
  71. {
  72. return -RT_EIO;
  73. }
  74. break;
  75. default:
  76. return rt_i2c_control(bus, cmd, args);
  77. }
  78. return RT_EOK;
  79. }
  80. #ifdef RT_USING_DEVICE_OPS
  81. const static struct rt_device_ops i2c_ops =
  82. {
  83. RT_NULL,
  84. RT_NULL,
  85. RT_NULL,
  86. i2c_bus_device_read,
  87. i2c_bus_device_write,
  88. i2c_bus_device_control
  89. };
  90. #endif
  91. rt_err_t rt_i2c_bus_device_device_init(struct rt_i2c_bus_device *bus,
  92. const char *name)
  93. {
  94. struct rt_device *device;
  95. RT_ASSERT(bus != RT_NULL);
  96. device = &bus->parent;
  97. device->user_data = bus;
  98. /* set device type */
  99. device->type = RT_Device_Class_I2CBUS;
  100. /* initialize device interface */
  101. #ifdef RT_USING_DEVICE_OPS
  102. device->ops = &i2c_ops;
  103. #else
  104. device->init = RT_NULL;
  105. device->open = RT_NULL;
  106. device->close = RT_NULL;
  107. device->read = i2c_bus_device_read;
  108. device->write = i2c_bus_device_write;
  109. device->control = i2c_bus_device_control;
  110. #endif
  111. /* register to device manager */
  112. rt_device_register(device, name, RT_DEVICE_FLAG_RDWR);
  113. return RT_EOK;
  114. }