display_controller.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * File :display_controller.c
  3. * This file is part of RT-Thread RTOS
  4. * COPYRIGHT (C) 2006 - 2017, RT-Thread Development Team
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along
  17. * with this program; if not, write to the Free Software Foundation, Inc.,
  18. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  19. *
  20. * Change Logs:
  21. * Date Author Notes
  22. * 2011-08-09 lgnq first version for LS1B DC
  23. * 2015-07-06 chinesebear modified for loongson 1c
  24. * 2018-01-06 sundm75 modified for smartloong
  25. */
  26. #include <rtthread.h>
  27. #include "display_controller.h"
  28. #include "../../libraries/ls1c_pwm.h"
  29. #include "../../libraries/ls1c_public.h"
  30. #include "../../libraries/ls1c_gpio.h"
  31. struct vga_struct vga_mode[] =
  32. {
  33. {/*"480x272_60.00"*/ 111000, 480, 482, 523, 525, 272, 274, 284, 286, },
  34. {/*"640x480_70.00"*/ 28560, 640, 664, 728, 816, 480, 481, 484, 500, },
  35. {/*"640x640_60.00"*/ 33100, 640, 672, 736, 832, 640, 641, 644, 663, },
  36. {/*"640x768_60.00"*/ 39690, 640, 672, 736, 832, 768, 769, 772, 795, },
  37. {/*"640x800_60.00"*/ 42130, 640, 680, 744, 848, 800, 801, 804, 828, },
  38. {/*"800x480_70.00"*/ 35840, 800, 832, 912, 1024, 480, 481, 484, 500, },
  39. {/*"800x600_60.00"*/ 38220, 800, 832, 912, 1024, 600, 601, 604, 622, },
  40. {/*"800x640_60.00"*/ 40730, 800, 832, 912, 1024, 640, 641, 644, 663, },
  41. {/*"832x600_60.00"*/ 40010, 832, 864, 952, 1072, 600, 601, 604, 622, },
  42. {/*"832x608_60.00"*/ 40520, 832, 864, 952, 1072, 608, 609, 612, 630, },
  43. {/*"1024x480_60.00"*/ 38170, 1024, 1048, 1152, 1280, 480, 481, 484, 497, },
  44. {/*"1024x600_60.00"*/ 48960, 1024, 1064, 1168, 1312, 600, 601, 604, 622, },
  45. {/*"1024x640_60.00"*/ 52830, 1024, 1072, 1176, 1328, 640, 641, 644, 663, },
  46. {/*"1024x768_60.00"*/ 64110, 1024, 1080, 1184, 1344, 768, 769, 772, 795, },
  47. {/*"1152x764_60.00"*/ 71380, 1152, 1208, 1328, 1504, 764, 765, 768, 791, },
  48. {/*"1280x800_60.00"*/ 83460, 1280, 1344, 1480, 1680, 800, 801, 804, 828, },
  49. {/*"1280x1024_55.00"*/ 98600, 1280, 1352, 1488, 1696, 1024, 1025, 1028, 1057, },
  50. {/*"1440x800_60.00"*/ 93800, 1440, 1512, 1664, 1888, 800, 801, 804, 828, },
  51. {/*"1440x900_67.00"*/ 120280, 1440, 1528, 1680, 1920, 900, 901, 904, 935, },
  52. };
  53. ALIGN(16)
  54. volatile rt_uint16_t _rt_framebuffer[FB_YSIZE][FB_XSIZE];
  55. static struct rt_device_graphic_info _dc_info;
  56. static void pwminit(void)
  57. {
  58. pwm_info_t pwm_info;
  59. pwm_info.gpio = LS1C_PWM0_GPIO06; // pwm引脚位gpio06
  60. pwm_info.mode = PWM_MODE_NORMAL; // 正常模式--连续输出pwm波形
  61. pwm_info.duty = 0.85; // pwm占空比 85%
  62. pwm_info.period_ns = 5*1000*1000; // pwm周期5ms
  63. /*pwm初始化,初始化后立即产生pwm波形*/
  64. pwm_init(&pwm_info);
  65. /* 使能pwm */
  66. pwm_enable(&pwm_info);
  67. }
  68. int caclulate_freq(rt_uint32_t XIN, rt_uint32_t PCLK)
  69. {
  70. rt_uint32_t divider_int;
  71. rt_uint32_t needed_pixclk;
  72. rt_uint32_t pll_clk, pix_div;
  73. rt_uint32_t regval;
  74. pll_clk = PLL_FREQ; // 读CPU的 PLL及SDRAM 分频系数
  75. pll_clk =( pll_clk>>8 )& 0xff;
  76. pll_clk = XIN * pll_clk / 4 ;
  77. pix_div = PLL_DIV_PARAM;//读CPU的 CPU/CAMERA/DC 分频系数
  78. pix_div = (pix_div>>24)&0xff;
  79. rt_kprintf("old pll_clk=%d, pix_div=%d\n", pll_clk, pix_div);
  80. divider_int = pll_clk/(1000000) *PCLK/1000;
  81. if(divider_int%1000>=500)
  82. divider_int = divider_int/1000+1;
  83. else
  84. divider_int = divider_int/1000;
  85. rt_kprintf("divider_int = %d\n", divider_int);
  86. /* check whether divisor is too small. */
  87. if (divider_int < 1) {
  88. rt_kprintf("Warning: clock source is too slow.Try smaller resolution\n");
  89. divider_int = 1;
  90. }
  91. else if(divider_int > 100) {
  92. rt_kprintf("Warning: clock source is too fast.Try smaller resolution\n");
  93. divider_int = 100;
  94. }
  95. /* 配置分频寄存器 */
  96. {
  97. rt_uint32_t regval = 0;
  98. regval = PLL_DIV_PARAM;
  99. /*首先需要把分频使能位清零 */
  100. regval &= ~0x80000030; //PIX_DIV_VALID PIX_SEL 置0
  101. regval &= ~(0x3f<<24); //PIX_DIV 清零
  102. regval |= divider_int << 24;
  103. PLL_DIV_PARAM = regval;
  104. regval |= 0x80000030; //PIX_DIV_VALID PIX_SEL 置1
  105. PLL_DIV_PARAM = regval;
  106. }
  107. rt_kprintf("new PLL_FREQ=0x%x, PLL_DIV_PARAM=0x%x\n", PLL_FREQ, PLL_DIV_PARAM);
  108. rt_thread_delay(10);
  109. return 0;
  110. }
  111. static rt_err_t rt_dc_init(rt_device_t dev)
  112. {
  113. int i, out, mode=-1;
  114. int val;
  115. rt_kprintf("PWM initied\n");
  116. /* Set the back light PWM. */
  117. pwminit();
  118. for (i=0; i<sizeof(vga_mode)/sizeof(struct vga_struct); i++)
  119. {
  120. if (vga_mode[i].hr == FB_XSIZE && vga_mode[i].vr == FB_YSIZE)
  121. {
  122. mode=i;
  123. /* 计算时钟 配置频率*/
  124. caclulate_freq(OSC, vga_mode[i].pclk);
  125. break;
  126. }
  127. }
  128. if (mode<0)
  129. {
  130. rt_kprintf("\n\n\nunsupported framebuffer resolution\n\n\n");
  131. return;
  132. }
  133. DC_FB_CONFIG = 0x0;
  134. DC_FB_CONFIG = 0x3; // // framebuffer configuration RGB565
  135. DC_FB_BUFFER_ADDR0 = (rt_uint32_t)_rt_framebuffer - 0x80000000;
  136. DC_FB_BUFFER_ADDR1 = (rt_uint32_t)_rt_framebuffer - 0x80000000;
  137. DC_DITHER_CONFIG = 0x0; //颜色抖动配置寄存器
  138. DC_DITHER_TABLE_LOW = 0x0; //颜色抖动查找表低位寄存器
  139. DC_DITHER_TABLE_HIGH = 0x0; //颜色抖动查找表高位寄存器
  140. DC_PANEL_CONFIG = 0x80001311; //液晶面板配置寄存器
  141. DC_PANEL_TIMING = 0x0;
  142. DC_HDISPLAY = (vga_mode[mode].hfl<<16) | vga_mode[mode].hr;
  143. DC_HSYNC = 0x40000000 | (vga_mode[mode].hse<<16) | vga_mode[mode].hss;
  144. DC_VDISPLAY = (vga_mode[mode].vfl<<16) | vga_mode[mode].vr;
  145. DC_VSYNC = 0x40000000 | (vga_mode[mode].vse<<16) | vga_mode[mode].vss;
  146. #if defined(CONFIG_VIDEO_32BPP)
  147. DC_FB_CONFIG = 0x00100105;
  148. DC_FB_BUFFER_STRIDE = FB_XSIZE*4;
  149. #elif defined(CONFIG_VIDEO_24BPP)
  150. DC_FB_CONFIG = 0x00100104;
  151. DC_FB_BUFFER_STRIDE = (FB_XSIZE*4+255)&(~255);
  152. #elif defined(CONFIG_VIDEO_16BPP)// 使用这个选项
  153. DC_FB_CONFIG = 0x00100103;
  154. DC_FB_BUFFER_STRIDE = (FB_XSIZE*2+255)&(~255);
  155. #elif defined(CONFIG_VIDEO_15BPP)
  156. DC_FB_CONFIG = 0x00100102;
  157. DC_FB_BUFFER_STRIDE = (FB_XSIZE*2+255)&(~255);
  158. #elif defined(CONFIG_VIDEO_12BPP)
  159. DC_FB_CONFIG = 0x00100101;
  160. DC_FB_BUFFER_STRIDE = (FB_XSIZE*2+255)&(~255);
  161. #else
  162. DC_FB_CONFIG = 0x00100104;
  163. DC_FB_BUFFER_STRIDE = (FB_XSIZE*4+255)&(~255);
  164. #endif
  165. return RT_EOK;
  166. }
  167. static rt_err_t rt_dc_control(rt_device_t dev, int cmd, void *args)
  168. {
  169. switch (cmd)
  170. {
  171. case RTGRAPHIC_CTRL_RECT_UPDATE:
  172. break;
  173. case RTGRAPHIC_CTRL_POWERON:
  174. break;
  175. case RTGRAPHIC_CTRL_POWEROFF:
  176. break;
  177. case RTGRAPHIC_CTRL_GET_INFO:
  178. rt_memcpy(args, &_dc_info, sizeof(_dc_info));
  179. break;
  180. case RTGRAPHIC_CTRL_SET_MODE:
  181. break;
  182. }
  183. return RT_EOK;
  184. }
  185. void rt_hw_dc_init(void)
  186. {
  187. rt_device_t dc = rt_malloc(sizeof(struct rt_device));
  188. if (dc == RT_NULL)
  189. {
  190. rt_kprintf("dc == RT_NULL\n");
  191. return; /* no memory yet */
  192. }
  193. _dc_info.bits_per_pixel = 16;
  194. _dc_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
  195. _dc_info.framebuffer = (rt_uint8_t*)HW_FB_ADDR;
  196. _dc_info.width = FB_XSIZE;
  197. _dc_info.height = FB_YSIZE;
  198. /* init device structure */
  199. dc->type = RT_Device_Class_Graphic;
  200. dc->init = rt_dc_init;
  201. dc->open = RT_NULL;
  202. dc->close = RT_NULL;
  203. dc->control = rt_dc_control;
  204. dc->user_data = (void*)&_dc_info;
  205. /* register Display Controller device to RT-Thread */
  206. rt_device_register(dc, "dc", RT_DEVICE_FLAG_RDWR);
  207. rt_device_init(dc);
  208. }