2837x_RAM_lnk_cpu1.cmd 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. __heap_end = 0x00F000;
  2. MEMORY
  3. {
  4. PAGE 0 :
  5. /* BEGIN is used for the "boot to SARAM" bootloader mode */
  6. BEGIN : origin = 0x000000, length = 0x000002
  7. RAMM0 : origin = 0x000122, length = 0x0002DE
  8. RESET : origin = 0x3FFFC0, length = 0x000002
  9. RAMGS8_15 : origin = 0x013000, length = 0x009000
  10. PAGE 1 :
  11. RAMM1 : origin = 0x000400, length = 0x000400 /* on-chip RAM block M1 */
  12. BOOT_RSVD : origin = 0x000002, length = 0x000120 /* Part of M0, BOOT rom will use this for stack */
  13. EBSS : origin = 0x008000, length = 0x007000 /* RAMLS0-4, 5*0x0800 */
  14. ECONST : origin = 0x00F000, length = 0x004000 /* RAMGS0-2, 3*0x1000 */
  15. CPU2TOCPU1RAM : origin = 0x03F800, length = 0x000400
  16. CPU1TOCPU2RAM : origin = 0x03FC00, length = 0x000400
  17. }
  18. SECTIONS
  19. {
  20. codestart : > BEGIN, PAGE = 0
  21. #ifdef __TI_COMPILER_VERSION__
  22. #if __TI_COMPILER_VERSION__ >= 15009000
  23. .TI.ramfunc : {} > RAMM0, PAGE = 0
  24. #else
  25. ramfuncs : > RAMM0 PAGE = 0
  26. #endif
  27. #endif
  28. .text : > RAMGS8_15, PAGE = 0
  29. .cinit : > RAMM0, PAGE = 0
  30. .init_array : > RAMM0, PAGE = 0
  31. .switch : > RAMM0, PAGE = 0
  32. .reset : > RESET, PAGE = 0, TYPE = DSECT /* not used, */
  33. .rti_fn.0.end : > RAMM1, PAGE = 1
  34. .rti_fn.0 : > RAMM1, PAGE = 1
  35. .rti_fn.1 : > RAMM1, PAGE = 1
  36. .rti_fn.2 : > RAMM1, PAGE = 1
  37. .rti_fn.3 : > RAMM1, PAGE = 1
  38. .rti_fn.4 : > RAMM1, PAGE = 1
  39. .rti_fn.5 : > RAMM1, PAGE = 1
  40. .rti_fn.1.end : > RAMM1, PAGE = 1
  41. .rti_fn.6.end : > RAMM1, PAGE = 1
  42. .rti_fn.6 : > RAMM1, PAGE = 1
  43. .stack : > RAMM1, PAGE = 1
  44. .sysmem : > RAMM1, PAGE = 1
  45. .bss : > EBSS, PAGE = 1
  46. .data : > EBSS,
  47. LOAD_END(__ebss_end),
  48. PAGE = 1
  49. .const : > ECONST, PAGE = 1
  50. /* finsh symbol table */
  51. FSymTab : > RAMM1, PAGE = 1
  52. LOAD_START(__fsymtab_start)
  53. LOAD_END(__fsymtab_end)
  54. /* The following section definitions are required when using the IPC API Drivers */
  55. GROUP : > CPU1TOCPU2RAM, PAGE = 1
  56. {
  57. PUTBUFFER
  58. PUTWRITEIDX
  59. GETREADIDX
  60. }
  61. GROUP : > CPU2TOCPU1RAM, PAGE = 1
  62. {
  63. GETBUFFER : TYPE = DSECT
  64. GETWRITEIDX : TYPE = DSECT
  65. PUTREADIDX : TYPE = DSECT
  66. }
  67. }
  68. /*
  69. //===========================================================================
  70. // End of file.
  71. //===========================================================================
  72. */