stm32f1xx_ll_iwdg.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. /**
  2. ******************************************************************************
  3. * @file stm32f1xx_ll_iwdg.h
  4. * @author MCD Application Team
  5. * @version V1.1.1
  6. * @date 12-May-2017
  7. * @brief Header file of IWDG LL module.
  8. ******************************************************************************
  9. * @attention
  10. *
  11. * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  12. *
  13. * Redistribution and use in source and binary forms, with or without modification,
  14. * are permitted provided that the following conditions are met:
  15. * 1. Redistributions of source code must retain the above copyright notice,
  16. * this list of conditions and the following disclaimer.
  17. * 2. Redistributions in binary form must reproduce the above copyright notice,
  18. * this list of conditions and the following disclaimer in the documentation
  19. * and/or other materials provided with the distribution.
  20. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  21. * may be used to endorse or promote products derived from this software
  22. * without specific prior written permission.
  23. *
  24. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  27. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  28. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  29. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  30. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  31. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  32. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  33. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34. *
  35. ******************************************************************************
  36. */
  37. /* Define to prevent recursive inclusion -------------------------------------*/
  38. #ifndef __STM32F1xx_LL_IWDG_H
  39. #define __STM32F1xx_LL_IWDG_H
  40. #ifdef __cplusplus
  41. extern "C" {
  42. #endif
  43. /* Includes ------------------------------------------------------------------*/
  44. #include "stm32f1xx.h"
  45. /** @addtogroup STM32F1xx_LL_Driver
  46. * @{
  47. */
  48. #if defined(IWDG)
  49. /** @defgroup IWDG_LL IWDG
  50. * @{
  51. */
  52. /* Private types -------------------------------------------------------------*/
  53. /* Private variables ---------------------------------------------------------*/
  54. /* Private constants ---------------------------------------------------------*/
  55. /** @defgroup IWDG_LL_Private_Constants IWDG Private Constants
  56. * @{
  57. */
  58. #define LL_IWDG_KEY_RELOAD 0x0000AAAAU /*!< IWDG Reload Counter Enable */
  59. #define LL_IWDG_KEY_ENABLE 0x0000CCCCU /*!< IWDG Peripheral Enable */
  60. #define LL_IWDG_KEY_WR_ACCESS_ENABLE 0x00005555U /*!< IWDG KR Write Access Enable */
  61. #define LL_IWDG_KEY_WR_ACCESS_DISABLE 0x00000000U /*!< IWDG KR Write Access Disable */
  62. /**
  63. * @}
  64. */
  65. /* Private macros ------------------------------------------------------------*/
  66. /* Exported types ------------------------------------------------------------*/
  67. /* Exported constants --------------------------------------------------------*/
  68. /** @defgroup IWDG_LL_Exported_Constants IWDG Exported Constants
  69. * @{
  70. */
  71. /** @defgroup IWDG_LL_EC_GET_FLAG Get Flags Defines
  72. * @brief Flags defines which can be used with LL_IWDG_ReadReg function
  73. * @{
  74. */
  75. #define LL_IWDG_SR_PVU IWDG_SR_PVU /*!< Watchdog prescaler value update */
  76. #define LL_IWDG_SR_RVU IWDG_SR_RVU /*!< Watchdog counter reload value update */
  77. /**
  78. * @}
  79. */
  80. /** @defgroup IWDG_LL_EC_PRESCALER Prescaler Divider
  81. * @{
  82. */
  83. #define LL_IWDG_PRESCALER_4 0x00000000U /*!< Divider by 4 */
  84. #define LL_IWDG_PRESCALER_8 (IWDG_PR_PR_0) /*!< Divider by 8 */
  85. #define LL_IWDG_PRESCALER_16 (IWDG_PR_PR_1) /*!< Divider by 16 */
  86. #define LL_IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< Divider by 32 */
  87. #define LL_IWDG_PRESCALER_64 (IWDG_PR_PR_2) /*!< Divider by 64 */
  88. #define LL_IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< Divider by 128 */
  89. #define LL_IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< Divider by 256 */
  90. /**
  91. * @}
  92. */
  93. /**
  94. * @}
  95. */
  96. /* Exported macro ------------------------------------------------------------*/
  97. /** @defgroup IWDG_LL_Exported_Macros IWDG Exported Macros
  98. * @{
  99. */
  100. /** @defgroup IWDG_LL_EM_WRITE_READ Common Write and read registers Macros
  101. * @{
  102. */
  103. /**
  104. * @brief Write a value in IWDG register
  105. * @param __INSTANCE__ IWDG Instance
  106. * @param __REG__ Register to be written
  107. * @param __VALUE__ Value to be written in the register
  108. * @retval None
  109. */
  110. #define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
  111. /**
  112. * @brief Read a value in IWDG register
  113. * @param __INSTANCE__ IWDG Instance
  114. * @param __REG__ Register to be read
  115. * @retval Register value
  116. */
  117. #define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
  118. /**
  119. * @}
  120. */
  121. /**
  122. * @}
  123. */
  124. /* Exported functions --------------------------------------------------------*/
  125. /** @defgroup IWDG_LL_Exported_Functions IWDG Exported Functions
  126. * @{
  127. */
  128. /** @defgroup IWDG_LL_EF_Configuration Configuration
  129. * @{
  130. */
  131. /**
  132. * @brief Start the Independent Watchdog
  133. * @note Except if the hardware watchdog option is selected
  134. * @rmtoll KR KEY LL_IWDG_Enable
  135. * @param IWDGx IWDG Instance
  136. * @retval None
  137. */
  138. __STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
  139. {
  140. WRITE_REG(IWDG->KR, LL_IWDG_KEY_ENABLE);
  141. }
  142. /**
  143. * @brief Reloads IWDG counter with value defined in the reload register
  144. * @rmtoll KR KEY LL_IWDG_ReloadCounter
  145. * @param IWDGx IWDG Instance
  146. * @retval None
  147. */
  148. __STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
  149. {
  150. WRITE_REG(IWDG->KR, LL_IWDG_KEY_RELOAD);
  151. }
  152. /**
  153. * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
  154. * @rmtoll KR KEY LL_IWDG_EnableWriteAccess
  155. * @param IWDGx IWDG Instance
  156. * @retval None
  157. */
  158. __STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
  159. {
  160. WRITE_REG(IWDG->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
  161. }
  162. /**
  163. * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
  164. * @rmtoll KR KEY LL_IWDG_DisableWriteAccess
  165. * @param IWDGx IWDG Instance
  166. * @retval None
  167. */
  168. __STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx)
  169. {
  170. WRITE_REG(IWDG->KR, LL_IWDG_KEY_WR_ACCESS_DISABLE);
  171. }
  172. /**
  173. * @brief Select the prescaler of the IWDG
  174. * @rmtoll PR PR LL_IWDG_SetPrescaler
  175. * @param IWDGx IWDG Instance
  176. * @param Prescaler This parameter can be one of the following values:
  177. * @arg @ref LL_IWDG_PRESCALER_4
  178. * @arg @ref LL_IWDG_PRESCALER_8
  179. * @arg @ref LL_IWDG_PRESCALER_16
  180. * @arg @ref LL_IWDG_PRESCALER_32
  181. * @arg @ref LL_IWDG_PRESCALER_64
  182. * @arg @ref LL_IWDG_PRESCALER_128
  183. * @arg @ref LL_IWDG_PRESCALER_256
  184. * @retval None
  185. */
  186. __STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
  187. {
  188. WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
  189. }
  190. /**
  191. * @brief Get the selected prescaler of the IWDG
  192. * @rmtoll PR PR LL_IWDG_GetPrescaler
  193. * @param IWDGx IWDG Instance
  194. * @retval Returned value can be one of the following values:
  195. * @arg @ref LL_IWDG_PRESCALER_4
  196. * @arg @ref LL_IWDG_PRESCALER_8
  197. * @arg @ref LL_IWDG_PRESCALER_16
  198. * @arg @ref LL_IWDG_PRESCALER_32
  199. * @arg @ref LL_IWDG_PRESCALER_64
  200. * @arg @ref LL_IWDG_PRESCALER_128
  201. * @arg @ref LL_IWDG_PRESCALER_256
  202. */
  203. __STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx)
  204. {
  205. return (uint32_t)(READ_REG(IWDGx->PR));
  206. }
  207. /**
  208. * @brief Specify the IWDG down-counter reload value
  209. * @rmtoll RLR RL LL_IWDG_SetReloadCounter
  210. * @param IWDGx IWDG Instance
  211. * @param Counter Value between Min_Data=0 and Max_Data=0x0FFF
  212. * @retval None
  213. */
  214. __STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
  215. {
  216. WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
  217. }
  218. /**
  219. * @brief Get the specified IWDG down-counter reload value
  220. * @rmtoll RLR RL LL_IWDG_GetReloadCounter
  221. * @param IWDGx IWDG Instance
  222. * @retval Value between Min_Data=0 and Max_Data=0x0FFF
  223. */
  224. __STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx)
  225. {
  226. return (uint32_t)(READ_REG(IWDGx->RLR));
  227. }
  228. /**
  229. * @}
  230. */
  231. /** @defgroup IWDG_LL_EF_FLAG_Management FLAG_Management
  232. * @{
  233. */
  234. /**
  235. * @brief Check if flag Prescaler Value Update is set or not
  236. * @rmtoll SR PVU LL_IWDG_IsActiveFlag_PVU
  237. * @param IWDGx IWDG Instance
  238. * @retval State of bit (1 or 0).
  239. */
  240. __STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx)
  241. {
  242. return (READ_BIT(IWDGx->SR, IWDG_SR_PVU) == (IWDG_SR_PVU));
  243. }
  244. /**
  245. * @brief Check if flag Reload Value Update is set or not
  246. * @rmtoll SR RVU LL_IWDG_IsActiveFlag_RVU
  247. * @param IWDGx IWDG Instance
  248. * @retval State of bit (1 or 0).
  249. */
  250. __STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx)
  251. {
  252. return (READ_BIT(IWDGx->SR, IWDG_SR_RVU) == (IWDG_SR_RVU));
  253. }
  254. /**
  255. * @brief Check if all flags Prescaler, Reload & Window Value Update are reset or not
  256. * @rmtoll SR PVU LL_IWDG_IsReady\n
  257. * SR RVU LL_IWDG_IsReady
  258. * @param IWDGx IWDG Instance
  259. * @retval State of bits (1 or 0).
  260. */
  261. __STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
  262. {
  263. return (READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU) == 0U);
  264. }
  265. /**
  266. * @}
  267. */
  268. /**
  269. * @}
  270. */
  271. /**
  272. * @}
  273. */
  274. #endif /* IWDG) */
  275. /**
  276. * @}
  277. */
  278. #ifdef __cplusplus
  279. }
  280. #endif
  281. #endif /* __STM32F1xx_LL_IWDG_H */
  282. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/