board.c 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2012-11-20 Bernard the first version
  9. * 2018-11-22 Jesven add rt_hw_spin_lock
  10. * add rt_hw_spin_unlock
  11. * add smp ipi init
  12. */
  13. #include <rthw.h>
  14. #include <rtthread.h>
  15. #include <mmu.h>
  16. #ifdef RT_USING_SMART
  17. #include <page.h>
  18. #include <lwp_arch.h>
  19. #endif
  20. #include "board.h"
  21. #ifdef RT_USING_FDT
  22. #include "interrupt.h"
  23. #include "dtb_node.h"
  24. #include <psci_api.h>
  25. #include <cpu.h>
  26. #endif
  27. #ifdef RT_USING_SMART
  28. struct mem_desc platform_mem_desc[] = {
  29. {KERNEL_VADDR_START, KERNEL_VADDR_START + 0x0fffffff, KERNEL_VADDR_START + PV_OFFSET, NORMAL_MEM}
  30. };
  31. #else
  32. struct mem_desc platform_mem_desc[] =
  33. {
  34. {0x40000000, 0x80000000 - 1, 0x40000000, NORMAL_MEM},
  35. // {PL031_RTC_BASE, PL031_RTC_BASE + 0x1000 - 1, PL031_RTC_BASE, DEVICE_MEM},
  36. // {PL061_GPIO_BASE, PL061_GPIO_BASE + 0x1000 - 1, PL061_GPIO_BASE, DEVICE_MEM},
  37. {PL011_UART0_BASE, PL011_UART0_BASE + ARCH_SECTION_SIZE - 1, PL011_UART0_BASE, DEVICE_MEM},
  38. {VIRTIO_MMIO_BASE, RT_ALIGN(VIRTIO_MMIO_BASE + VIRTIO_MAX_NR * VIRTIO_MMIO_SIZE, ARCH_SECTION_SIZE) - 1, VIRTIO_MMIO_BASE, DEVICE_MEM},
  39. #ifdef BSP_USING_GICV2
  40. {GIC_PL390_DISTRIBUTOR_PPTR, GIC_PL390_DISTRIBUTOR_PPTR + ARCH_SECTION_SIZE - 1, GIC_PL390_DISTRIBUTOR_PPTR, DEVICE_MEM},
  41. #endif
  42. #ifdef BSP_USING_GICV3
  43. {GIC_PL500_DISTRIBUTOR_PPTR, GIC_PL500_DISTRIBUTOR_PPTR + 0x1000 - 1, GIC_PL500_DISTRIBUTOR_PPTR, DEVICE_MEM},
  44. {GIC_PL500_REDISTRIBUTOR_PPTR, GIC_PL500_REDISTRIBUTOR_PPTR + 0xf60000 - 1, GIC_PL500_REDISTRIBUTOR_PPTR, DEVICE_MEM},
  45. #endif
  46. };
  47. #endif
  48. const rt_uint32_t platform_mem_desc_size = sizeof(platform_mem_desc)/sizeof(platform_mem_desc[0]);
  49. void idle_wfi(void)
  50. {
  51. asm volatile ("wfi");
  52. }
  53. /**
  54. * This function will initialize board
  55. */
  56. rt_mmu_info mmu_info;
  57. extern size_t MMUTable[];
  58. #ifdef RT_USING_SMART
  59. rt_region_t init_page_region = {
  60. PAGE_START,
  61. PAGE_END,
  62. };
  63. #endif
  64. void rt_hw_board_init(void)
  65. {
  66. #ifdef RT_USING_SMART
  67. rt_page_init(init_page_region);
  68. rt_hw_mmu_setup(platform_mem_desc, platform_mem_desc_size);
  69. rt_hw_mmu_map_init(&mmu_info, (void*)0xfffffffff0000000, 0x10000000, MMUTable, PV_OFFSET);
  70. arch_kuser_init(&mmu_info, (void*)0xffffffffffff0000);
  71. #else
  72. rt_hw_mmu_setup(platform_mem_desc, platform_mem_desc_size);
  73. rt_hw_mmu_map_init(&mmu_info, (void*)0x80000000, 0x10000000, MMUTable, 0);
  74. rt_hw_mmu_ioremap_init(&mmu_info, (void*)0x80000000, 0x10000000);
  75. #endif
  76. /* initialize hardware interrupt */
  77. rt_hw_interrupt_init();
  78. /* initialize system heap */
  79. rt_system_heap_init((void *)HEAP_BEGIN, (void *)HEAP_END);
  80. /* support debug feature before components init */
  81. rt_hw_uart_init();
  82. rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
  83. #ifdef RT_USING_FDT
  84. // TODO 0x44000000 should be replace by a variable
  85. void * fdt_start = (void *)0x44000000 - PV_OFFSET;
  86. device_tree_setup(fdt_start);
  87. #ifdef RT_USING_SMP
  88. rt_hw_cpu_init();
  89. #else
  90. psci_init();
  91. #endif /* RT_USING_SMP */
  92. #endif
  93. rt_components_board_init();
  94. rt_thread_idle_sethook(idle_wfi);
  95. #ifdef RT_USING_SMP
  96. /* install IPI handle */
  97. rt_hw_ipi_handler_install(RT_SCHEDULE_IPI, rt_scheduler_ipi_handler);
  98. #endif
  99. }