start_gcc.S 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458
  1. /**
  2. ******************************************************************************
  3. * @file startup_stm32f10x_hd.s
  4. * @author MCD Application Team
  5. * @version V3.1.2
  6. * @date 09/28/2009
  7. * @brief STM32F10x High Density Devices vector table for RIDE7 toolchain.
  8. * This module performs:
  9. * - Set the initial SP
  10. * - Set the initial PC == Reset_Handler,
  11. * - Set the vector table entries with the exceptions ISR address,
  12. * - Configure external SRAM mounted on STM3210E-EVAL board
  13. * to be used as data memory (optional, to be enabled by user)
  14. * - Branches to main in the C library (which eventually
  15. * calls main()).
  16. * After Reset the Cortex-M3 processor is in Thread mode,
  17. * priority is Privileged, and the Stack is set to Main.
  18. ******************************************************************************
  19. * @copy
  20. *
  21. * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  22. * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  23. * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  24. * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  25. * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  26. * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  27. *
  28. * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  29. */
  30. .section .bss.init
  31. .equ Stack_Size, 0x00000200
  32. .space Stack_Size
  33. Initial_spTop:
  34. .syntax unified
  35. .cpu cortex-m3
  36. .fpu softvfp
  37. .thumb
  38. .global g_pfnVectors
  39. .global Default_Handler
  40. /* start address for the initialization values of the .data section.
  41. defined in linker script */
  42. .word _sidata
  43. /* start address for the .data section. defined in linker script */
  44. .word _sdata
  45. /* end address for the .data section. defined in linker script */
  46. .word _edata
  47. /* start address for the .bss section. defined in linker script */
  48. .word _sbss
  49. /* end address for the .bss section. defined in linker script */
  50. .word _ebss
  51. // .equ Initial_spTop, 0x20000200
  52. .equ BootRAM, 0xF1E0F85F
  53. /**
  54. * @brief This is the code that gets called when the processor first
  55. * starts execution following a reset event. Only the absolutely
  56. * necessary set is performed, after which the application
  57. * supplied main() routine is called.
  58. * @param None
  59. * @retval : None
  60. */
  61. .section .text.Reset_Handler
  62. .weak Reset_Handler
  63. .type Reset_Handler, %function
  64. Reset_Handler:
  65. /* restore original stack pointer */
  66. LDR r0, =Initial_spTop
  67. MSR msp, r0
  68. /* Copy the data segment initializers from flash to SRAM */
  69. movs r1, #0
  70. b LoopCopyDataInit
  71. CopyDataInit:
  72. ldr r3, =_sidata
  73. ldr r3, [r3, r1]
  74. str r3, [r0, r1]
  75. adds r1, r1, #4
  76. LoopCopyDataInit:
  77. ldr r0, =_sdata
  78. ldr r3, =_edata
  79. adds r2, r0, r1
  80. cmp r2, r3
  81. bcc CopyDataInit
  82. ldr r2, =_sbss
  83. b LoopFillZerobss
  84. /* Zero fill the bss segment. */
  85. FillZerobss:
  86. movs r3, #0
  87. str r3, [r2], #4
  88. LoopFillZerobss:
  89. ldr r3, = _ebss
  90. cmp r2, r3
  91. bcc FillZerobss
  92. /* Call the application's entry point.*/
  93. bl main
  94. bx lr
  95. .size Reset_Handler, .-Reset_Handler
  96. /**
  97. * @brief This is the code that gets called when the processor receives an
  98. * unexpected interrupt. This simply enters an infinite loop, preserving
  99. * the system state for examination by a debugger.
  100. *
  101. * @param None
  102. * @retval : None
  103. */
  104. .section .text.Default_Handler,"ax",%progbits
  105. Default_Handler:
  106. Infinite_Loop:
  107. b Infinite_Loop
  108. .size Default_Handler, .-Default_Handler
  109. /******************************************************************************
  110. *
  111. * The minimal vector table for a Cortex M3. Note that the proper constructs
  112. * must be placed on this to ensure that it ends up at physical address
  113. * 0x0000.0000.
  114. *
  115. ******************************************************************************/
  116. .section .isr_vector,"a",%progbits
  117. .type g_pfnVectors, %object
  118. .size g_pfnVectors, .-g_pfnVectors
  119. g_pfnVectors:
  120. .word Initial_spTop
  121. .word Reset_Handler
  122. .word NMI_Handler
  123. .word rt_hw_hard_fault
  124. .word MemManage_Handler
  125. .word BusFault_Handler
  126. .word UsageFault_Handler
  127. .word 0
  128. .word 0
  129. .word 0
  130. .word 0
  131. .word SVC_Handler
  132. .word DebugMon_Handler
  133. .word 0
  134. .word rt_hw_pend_sv
  135. .word rt_hw_timer_handler
  136. .word WWDG_IRQHandler
  137. .word PVD_IRQHandler
  138. .word TAMPER_IRQHandler
  139. .word RTC_IRQHandler
  140. .word FLASH_IRQHandler
  141. .word RCC_IRQHandler
  142. .word EXTI0_IRQHandler
  143. .word EXTI1_IRQHandler
  144. .word EXTI2_IRQHandler
  145. .word EXTI3_IRQHandler
  146. .word EXTI4_IRQHandler
  147. .word DMA1_Channel1_IRQHandler
  148. .word DMA1_Channel2_IRQHandler
  149. .word DMA1_Channel3_IRQHandler
  150. .word DMA1_Channel4_IRQHandler
  151. .word DMA1_Channel5_IRQHandler
  152. .word DMA1_Channel6_IRQHandler
  153. .word DMA1_Channel7_IRQHandler
  154. .word ADC1_2_IRQHandler
  155. .word USB_HP_CAN1_TX_IRQHandler
  156. .word USB_LP_CAN1_RX0_IRQHandler
  157. .word CAN1_RX1_IRQHandler
  158. .word CAN1_SCE_IRQHandler
  159. .word EXTI9_5_IRQHandler
  160. .word TIM1_BRK_IRQHandler
  161. .word TIM1_UP_IRQHandler
  162. .word TIM1_TRG_COM_IRQHandler
  163. .word TIM1_CC_IRQHandler
  164. .word TIM2_IRQHandler
  165. .word TIM3_IRQHandler
  166. .word TIM4_IRQHandler
  167. .word I2C1_EV_IRQHandler
  168. .word I2C1_ER_IRQHandler
  169. .word I2C2_EV_IRQHandler
  170. .word I2C2_ER_IRQHandler
  171. .word SPI1_IRQHandler
  172. .word SPI2_IRQHandler
  173. .word USART1_IRQHandler
  174. .word USART2_IRQHandler
  175. .word USART3_IRQHandler
  176. .word EXTI15_10_IRQHandler
  177. .word RTCAlarm_IRQHandler
  178. .word USBWakeUp_IRQHandler
  179. .word TIM8_BRK_IRQHandler
  180. .word TIM8_UP_IRQHandler
  181. .word TIM8_TRG_COM_IRQHandler
  182. .word TIM8_CC_IRQHandler
  183. .word ADC3_IRQHandler
  184. .word FSMC_IRQHandler
  185. .word SDIO_IRQHandler
  186. .word TIM5_IRQHandler
  187. .word SPI3_IRQHandler
  188. .word UART4_IRQHandler
  189. .word UART5_IRQHandler
  190. .word TIM6_IRQHandler
  191. .word TIM7_IRQHandler
  192. .word DMA2_Channel1_IRQHandler
  193. .word DMA2_Channel2_IRQHandler
  194. .word DMA2_Channel3_IRQHandler
  195. .word DMA2_Channel4_5_IRQHandler
  196. .word 0
  197. .word 0
  198. .word 0
  199. .word 0
  200. .word 0
  201. .word 0
  202. .word 0
  203. .word 0
  204. .word 0
  205. .word 0
  206. .word 0
  207. .word 0
  208. .word 0
  209. .word 0
  210. .word 0
  211. .word 0
  212. .word 0
  213. .word 0
  214. .word 0
  215. .word 0
  216. .word 0
  217. .word 0
  218. .word 0
  219. .word 0
  220. .word 0
  221. .word 0
  222. .word 0
  223. .word 0
  224. .word 0
  225. .word 0
  226. .word 0
  227. .word 0
  228. .word 0
  229. .word 0
  230. .word 0
  231. .word 0
  232. .word 0
  233. .word 0
  234. .word 0
  235. .word 0
  236. .word 0
  237. .word 0
  238. .word 0
  239. .word 0
  240. .word BootRAM /* @0x1E0. This is for boot in RAM mode for
  241. STM32F10x High Density devices. */
  242. /*******************************************************************************
  243. *
  244. * Provide weak aliases for each Exception handler to the Default_Handler.
  245. * As they are weak aliases, any function with the same name will override
  246. * this definition.
  247. *
  248. *******************************************************************************/
  249. .weak NMI_Handler
  250. .thumb_set NMI_Handler,Default_Handler
  251. .weak MemManage_Handler
  252. .thumb_set MemManage_Handler,Default_Handler
  253. .weak BusFault_Handler
  254. .thumb_set BusFault_Handler,Default_Handler
  255. .weak UsageFault_Handler
  256. .thumb_set UsageFault_Handler,Default_Handler
  257. .weak SVC_Handler
  258. .thumb_set SVC_Handler,Default_Handler
  259. .weak DebugMon_Handler
  260. .thumb_set DebugMon_Handler,Default_Handler
  261. .weak WWDG_IRQHandler
  262. .thumb_set WWDG_IRQHandler,Default_Handler
  263. .weak PVD_IRQHandler
  264. .thumb_set PVD_IRQHandler,Default_Handler
  265. .weak TAMPER_IRQHandler
  266. .thumb_set TAMPER_IRQHandler,Default_Handler
  267. .weak RTC_IRQHandler
  268. .thumb_set RTC_IRQHandler,Default_Handler
  269. .weak FLASH_IRQHandler
  270. .thumb_set FLASH_IRQHandler,Default_Handler
  271. .weak RCC_IRQHandler
  272. .thumb_set RCC_IRQHandler,Default_Handler
  273. .weak EXTI0_IRQHandler
  274. .thumb_set EXTI0_IRQHandler,Default_Handler
  275. .weak EXTI1_IRQHandler
  276. .thumb_set EXTI1_IRQHandler,Default_Handler
  277. .weak EXTI2_IRQHandler
  278. .thumb_set EXTI2_IRQHandler,Default_Handler
  279. .weak EXTI3_IRQHandler
  280. .thumb_set EXTI3_IRQHandler,Default_Handler
  281. .weak EXTI4_IRQHandler
  282. .thumb_set EXTI4_IRQHandler,Default_Handler
  283. .weak DMA1_Channel1_IRQHandler
  284. .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
  285. .weak DMA1_Channel2_IRQHandler
  286. .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
  287. .weak DMA1_Channel3_IRQHandler
  288. .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
  289. .weak DMA1_Channel4_IRQHandler
  290. .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
  291. .weak DMA1_Channel5_IRQHandler
  292. .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
  293. .weak DMA1_Channel6_IRQHandler
  294. .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
  295. .weak DMA1_Channel7_IRQHandler
  296. .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
  297. .weak ADC1_2_IRQHandler
  298. .thumb_set ADC1_2_IRQHandler,Default_Handler
  299. .weak USB_HP_CAN1_TX_IRQHandler
  300. .thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler
  301. .weak USB_LP_CAN1_RX0_IRQHandler
  302. .thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler
  303. .weak CAN1_RX1_IRQHandler
  304. .thumb_set CAN1_RX1_IRQHandler,Default_Handler
  305. .weak CAN1_SCE_IRQHandler
  306. .thumb_set CAN1_SCE_IRQHandler,Default_Handler
  307. .weak EXTI9_5_IRQHandler
  308. .thumb_set EXTI9_5_IRQHandler,Default_Handler
  309. .weak TIM1_BRK_IRQHandler
  310. .thumb_set TIM1_BRK_IRQHandler,Default_Handler
  311. .weak TIM1_UP_IRQHandler
  312. .thumb_set TIM1_UP_IRQHandler,Default_Handler
  313. .weak TIM1_TRG_COM_IRQHandler
  314. .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
  315. .weak TIM1_CC_IRQHandler
  316. .thumb_set TIM1_CC_IRQHandler,Default_Handler
  317. .weak TIM2_IRQHandler
  318. .thumb_set TIM2_IRQHandler,Default_Handler
  319. .weak TIM3_IRQHandler
  320. .thumb_set TIM3_IRQHandler,Default_Handler
  321. .weak TIM4_IRQHandler
  322. .thumb_set TIM4_IRQHandler,Default_Handler
  323. .weak I2C1_EV_IRQHandler
  324. .thumb_set I2C1_EV_IRQHandler,Default_Handler
  325. .weak I2C1_ER_IRQHandler
  326. .thumb_set I2C1_ER_IRQHandler,Default_Handler
  327. .weak I2C2_EV_IRQHandler
  328. .thumb_set I2C2_EV_IRQHandler,Default_Handler
  329. .weak I2C2_ER_IRQHandler
  330. .thumb_set I2C2_ER_IRQHandler,Default_Handler
  331. .weak SPI1_IRQHandler
  332. .thumb_set SPI1_IRQHandler,Default_Handler
  333. .weak SPI2_IRQHandler
  334. .thumb_set SPI2_IRQHandler,Default_Handler
  335. .weak USART1_IRQHandler
  336. .thumb_set USART1_IRQHandler,Default_Handler
  337. .weak USART2_IRQHandler
  338. .thumb_set USART2_IRQHandler,Default_Handler
  339. .weak USART3_IRQHandler
  340. .thumb_set USART3_IRQHandler,Default_Handler
  341. .weak EXTI15_10_IRQHandler
  342. .thumb_set EXTI15_10_IRQHandler,Default_Handler
  343. .weak RTCAlarm_IRQHandler
  344. .thumb_set RTCAlarm_IRQHandler,Default_Handler
  345. .weak USBWakeUp_IRQHandler
  346. .thumb_set USBWakeUp_IRQHandler,Default_Handler
  347. .weak TIM8_BRK_IRQHandler
  348. .thumb_set TIM8_BRK_IRQHandler,Default_Handler
  349. .weak TIM8_UP_IRQHandler
  350. .thumb_set TIM8_UP_IRQHandler,Default_Handler
  351. .weak TIM8_TRG_COM_IRQHandler
  352. .thumb_set TIM8_TRG_COM_IRQHandler,Default_Handler
  353. .weak TIM8_CC_IRQHandler
  354. .thumb_set TIM8_CC_IRQHandler,Default_Handler
  355. .weak ADC3_IRQHandler
  356. .thumb_set ADC3_IRQHandler,Default_Handler
  357. .weak FSMC_IRQHandler
  358. .thumb_set FSMC_IRQHandler,Default_Handler
  359. .weak SDIO_IRQHandler
  360. .thumb_set SDIO_IRQHandler,Default_Handler
  361. .weak TIM5_IRQHandler
  362. .thumb_set TIM5_IRQHandler,Default_Handler
  363. .weak SPI3_IRQHandler
  364. .thumb_set SPI3_IRQHandler,Default_Handler
  365. .weak UART4_IRQHandler
  366. .thumb_set UART4_IRQHandler,Default_Handler
  367. .weak UART5_IRQHandler
  368. .thumb_set UART5_IRQHandler,Default_Handler
  369. .weak TIM6_IRQHandler
  370. .thumb_set TIM6_IRQHandler,Default_Handler
  371. .weak TIM7_IRQHandler
  372. .thumb_set TIM7_IRQHandler,Default_Handler
  373. .weak DMA2_Channel1_IRQHandler
  374. .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
  375. .weak DMA2_Channel2_IRQHandler
  376. .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
  377. .weak DMA2_Channel3_IRQHandler
  378. .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
  379. .weak DMA2_Channel4_5_IRQHandler
  380. .thumb_set DMA2_Channel4_5_IRQHandler,Default_Handler