fsl_llwu.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404
  1. /*
  2. * Copyright (c) 2015, Freescale Semiconductor, Inc.
  3. * Copyright 2016-2017 NXP
  4. *
  5. * Redistribution and use in source and binary forms, with or without modification,
  6. * are permitted provided that the following conditions are met:
  7. *
  8. * o Redistributions of source code must retain the above copyright notice, this list
  9. * of conditions and the following disclaimer.
  10. *
  11. * o Redistributions in binary form must reproduce the above copyright notice, this
  12. * list of conditions and the following disclaimer in the documentation and/or
  13. * other materials provided with the distribution.
  14. *
  15. * o Neither the name of the copyright holder nor the names of its
  16. * contributors may be used to endorse or promote products derived from this
  17. * software without specific prior written permission.
  18. *
  19. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  20. * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  21. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  22. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  23. * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  24. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  25. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  26. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  28. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29. */
  30. #include "fsl_llwu.h"
  31. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN)
  32. void LLWU_SetExternalWakeupPinMode(LLWU_Type *base, uint32_t pinIndex, llwu_external_pin_mode_t pinMode)
  33. {
  34. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  35. volatile uint32_t *regBase;
  36. uint32_t regOffset;
  37. uint32_t reg;
  38. switch (pinIndex >> 4U)
  39. {
  40. case 0U:
  41. regBase = &base->PE1;
  42. break;
  43. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 16))
  44. case 1U:
  45. regBase = &base->PE2;
  46. break;
  47. #endif
  48. default:
  49. regBase = NULL;
  50. break;
  51. }
  52. #else
  53. volatile uint8_t *regBase;
  54. uint8_t regOffset;
  55. uint8_t reg;
  56. switch (pinIndex >> 2U)
  57. {
  58. case 0U:
  59. regBase = &base->PE1;
  60. break;
  61. case 1U:
  62. regBase = &base->PE2;
  63. break;
  64. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 8))
  65. case 2U:
  66. regBase = &base->PE3;
  67. break;
  68. #endif
  69. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 12))
  70. case 3U:
  71. regBase = &base->PE4;
  72. break;
  73. #endif
  74. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 16))
  75. case 4U:
  76. regBase = &base->PE5;
  77. break;
  78. #endif
  79. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 20))
  80. case 5U:
  81. regBase = &base->PE6;
  82. break;
  83. #endif
  84. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 24))
  85. case 6U:
  86. regBase = &base->PE7;
  87. break;
  88. #endif
  89. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 28))
  90. case 7U:
  91. regBase = &base->PE8;
  92. break;
  93. #endif
  94. default:
  95. regBase = NULL;
  96. break;
  97. }
  98. #endif /* FSL_FEATURE_LLWU_REG_BITWIDTH == 32 */
  99. if (regBase)
  100. {
  101. reg = *regBase;
  102. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  103. regOffset = ((pinIndex & 0x0FU) << 1U);
  104. #else
  105. regOffset = ((pinIndex & 0x03U) << 1U);
  106. #endif
  107. reg &= ~(0x3U << regOffset);
  108. reg |= ((uint32_t)pinMode << regOffset);
  109. *regBase = reg;
  110. }
  111. }
  112. bool LLWU_GetExternalWakeupPinFlag(LLWU_Type *base, uint32_t pinIndex)
  113. {
  114. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  115. return (bool)(base->PF & (1U << pinIndex));
  116. #else
  117. volatile uint8_t *regBase;
  118. switch (pinIndex >> 3U)
  119. {
  120. #if (defined(FSL_FEATURE_LLWU_HAS_PF) && FSL_FEATURE_LLWU_HAS_PF)
  121. case 0U:
  122. regBase = &base->PF1;
  123. break;
  124. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 8))
  125. case 1U:
  126. regBase = &base->PF2;
  127. break;
  128. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  129. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 16))
  130. case 2U:
  131. regBase = &base->PF3;
  132. break;
  133. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  134. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 24))
  135. case 3U:
  136. regBase = &base->PF4;
  137. break;
  138. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  139. #else
  140. case 0U:
  141. regBase = &base->F1;
  142. break;
  143. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 8))
  144. case 1U:
  145. regBase = &base->F2;
  146. break;
  147. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  148. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 16))
  149. case 2U:
  150. regBase = &base->F3;
  151. break;
  152. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  153. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 24))
  154. case 3U:
  155. regBase = &base->F4;
  156. break;
  157. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  158. #endif /* FSL_FEATURE_LLWU_HAS_PF */
  159. default:
  160. regBase = NULL;
  161. break;
  162. }
  163. if (regBase)
  164. {
  165. return (bool)(*regBase & (1U << pinIndex % 8));
  166. }
  167. else
  168. {
  169. return false;
  170. }
  171. #endif /* FSL_FEATURE_LLWU_REG_BITWIDTH */
  172. }
  173. void LLWU_ClearExternalWakeupPinFlag(LLWU_Type *base, uint32_t pinIndex)
  174. {
  175. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  176. base->PF = (1U << pinIndex);
  177. #else
  178. volatile uint8_t *regBase;
  179. switch (pinIndex >> 3U)
  180. {
  181. #if (defined(FSL_FEATURE_LLWU_HAS_PF) && FSL_FEATURE_LLWU_HAS_PF)
  182. case 0U:
  183. regBase = &base->PF1;
  184. break;
  185. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 8))
  186. case 1U:
  187. regBase = &base->PF2;
  188. break;
  189. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  190. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 16))
  191. case 2U:
  192. regBase = &base->PF3;
  193. break;
  194. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  195. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 24))
  196. case 3U:
  197. regBase = &base->PF4;
  198. break;
  199. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  200. #else
  201. case 0U:
  202. regBase = &base->F1;
  203. break;
  204. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 8))
  205. case 1U:
  206. regBase = &base->F2;
  207. break;
  208. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  209. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 16))
  210. case 2U:
  211. regBase = &base->F3;
  212. break;
  213. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  214. #if (defined(FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN) && (FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN > 24))
  215. case 3U:
  216. regBase = &base->F4;
  217. break;
  218. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  219. #endif /* FSL_FEATURE_LLWU_HAS_PF */
  220. default:
  221. regBase = NULL;
  222. break;
  223. }
  224. if (regBase)
  225. {
  226. *regBase = (1U << pinIndex % 8U);
  227. }
  228. #endif /* FSL_FEATURE_LLWU_REG_BITWIDTH */
  229. }
  230. #endif /* FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN */
  231. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && FSL_FEATURE_LLWU_HAS_PIN_FILTER)
  232. void LLWU_SetPinFilterMode(LLWU_Type *base, uint32_t filterIndex, llwu_external_pin_filter_mode_t filterMode)
  233. {
  234. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  235. uint32_t reg;
  236. reg = base->FILT;
  237. reg &= ~((LLWU_FILT_FILTSEL1_MASK | LLWU_FILT_FILTE1_MASK) << (filterIndex * 8U - 1U));
  238. reg |= (((filterMode.pinIndex << LLWU_FILT_FILTSEL1_SHIFT) | (filterMode.filterMode << LLWU_FILT_FILTE1_SHIFT)
  239. /* Clear the Filter Detect Flag */
  240. | LLWU_FILT_FILTF1_MASK)
  241. << (filterIndex * 8U - 1U));
  242. base->FILT = reg;
  243. #else
  244. volatile uint8_t *regBase;
  245. uint8_t reg;
  246. switch (filterIndex)
  247. {
  248. case 1:
  249. regBase = &base->FILT1;
  250. break;
  251. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 1))
  252. case 2:
  253. regBase = &base->FILT2;
  254. break;
  255. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  256. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 2))
  257. case 3:
  258. regBase = &base->FILT3;
  259. break;
  260. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  261. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 3))
  262. case 4:
  263. regBase = &base->FILT4;
  264. break;
  265. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  266. default:
  267. regBase = NULL;
  268. break;
  269. }
  270. if (regBase)
  271. {
  272. reg = *regBase;
  273. reg &= ~(LLWU_FILT1_FILTSEL_MASK | LLWU_FILT1_FILTE_MASK);
  274. reg |= ((uint32_t)filterMode.pinIndex << LLWU_FILT1_FILTSEL_SHIFT);
  275. reg |= ((uint32_t)filterMode.filterMode << LLWU_FILT1_FILTE_SHIFT);
  276. /* Clear the Filter Detect Flag */
  277. reg |= LLWU_FILT1_FILTF_MASK;
  278. *regBase = reg;
  279. }
  280. #endif /* FSL_FEATURE_LLWU_REG_BITWIDTH */
  281. }
  282. bool LLWU_GetPinFilterFlag(LLWU_Type *base, uint32_t filterIndex)
  283. {
  284. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  285. return (bool)(base->FILT & (1U << (filterIndex * 8U - 1)));
  286. #else
  287. bool status = false;
  288. switch (filterIndex)
  289. {
  290. case 1:
  291. status = (base->FILT1 & LLWU_FILT1_FILTF_MASK);
  292. break;
  293. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 1))
  294. case 2:
  295. status = (base->FILT2 & LLWU_FILT2_FILTF_MASK);
  296. break;
  297. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  298. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 2))
  299. case 3:
  300. status = (base->FILT3 & LLWU_FILT3_FILTF_MASK);
  301. break;
  302. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  303. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 3))
  304. case 4:
  305. status = (base->FILT4 & LLWU_FILT4_FILTF_MASK);
  306. break;
  307. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  308. default:
  309. break;
  310. }
  311. return status;
  312. #endif /* FSL_FEATURE_LLWU_REG_BITWIDTH */
  313. }
  314. void LLWU_ClearPinFilterFlag(LLWU_Type *base, uint32_t filterIndex)
  315. {
  316. #if (defined(FSL_FEATURE_LLWU_REG_BITWIDTH) && (FSL_FEATURE_LLWU_REG_BITWIDTH == 32))
  317. uint32_t reg;
  318. reg = base->FILT;
  319. switch (filterIndex)
  320. {
  321. case 1:
  322. reg |= LLWU_FILT_FILTF1_MASK;
  323. break;
  324. case 2:
  325. reg |= LLWU_FILT_FILTF2_MASK;
  326. break;
  327. case 3:
  328. reg |= LLWU_FILT_FILTF3_MASK;
  329. break;
  330. case 4:
  331. reg |= LLWU_FILT_FILTF4_MASK;
  332. break;
  333. default:
  334. break;
  335. }
  336. base->FILT = reg;
  337. #else
  338. volatile uint8_t *regBase;
  339. uint8_t reg;
  340. switch (filterIndex)
  341. {
  342. case 1:
  343. regBase = &base->FILT1;
  344. break;
  345. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 1))
  346. case 2:
  347. regBase = &base->FILT2;
  348. break;
  349. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  350. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 2))
  351. case 3:
  352. regBase = &base->FILT3;
  353. break;
  354. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  355. #if (defined(FSL_FEATURE_LLWU_HAS_PIN_FILTER) && (FSL_FEATURE_LLWU_HAS_PIN_FILTER > 3))
  356. case 4:
  357. regBase = &base->FILT4;
  358. break;
  359. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  360. default:
  361. regBase = NULL;
  362. break;
  363. }
  364. if (regBase)
  365. {
  366. reg = *regBase;
  367. reg |= LLWU_FILT1_FILTF_MASK;
  368. *regBase = reg;
  369. }
  370. #endif /* FSL_FEATURE_LLWU_REG_BITWIDTH */
  371. }
  372. #endif /* FSL_FEATURE_LLWU_HAS_PIN_FILTER */
  373. #if (defined(FSL_FEATURE_LLWU_HAS_RESET_ENABLE) && FSL_FEATURE_LLWU_HAS_RESET_ENABLE)
  374. void LLWU_SetResetPinMode(LLWU_Type *base, bool pinEnable, bool enableInLowLeakageMode)
  375. {
  376. uint8_t reg;
  377. reg = base->RST;
  378. reg &= ~(LLWU_RST_LLRSTE_MASK | LLWU_RST_RSTFILT_MASK);
  379. reg |=
  380. (((uint32_t)pinEnable << LLWU_RST_LLRSTE_SHIFT) | ((uint32_t)enableInLowLeakageMode << LLWU_RST_RSTFILT_SHIFT));
  381. base->RST = reg;
  382. }
  383. #endif /* FSL_FEATURE_LLWU_HAS_RESET_ENABLE */