interrupt_gcc.S 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018/10/02 Bernard The first version
  9. * 2018/12/27 Jesven Add SMP schedule
  10. */
  11. #include "cpuport.h"
  12. .section .text.entry
  13. .align 2
  14. .global trap_entry
  15. trap_entry:
  16. /* save thread context to thread stack */
  17. addi sp, sp, -32 * REGBYTES
  18. STORE x1, 1 * REGBYTES(sp)
  19. csrr x1, mstatus
  20. STORE x1, 2 * REGBYTES(sp)
  21. csrr x1, mepc
  22. STORE x1, 0 * REGBYTES(sp)
  23. STORE x4, 4 * REGBYTES(sp)
  24. STORE x5, 5 * REGBYTES(sp)
  25. STORE x6, 6 * REGBYTES(sp)
  26. STORE x7, 7 * REGBYTES(sp)
  27. STORE x8, 8 * REGBYTES(sp)
  28. STORE x9, 9 * REGBYTES(sp)
  29. STORE x10, 10 * REGBYTES(sp)
  30. STORE x11, 11 * REGBYTES(sp)
  31. STORE x12, 12 * REGBYTES(sp)
  32. STORE x13, 13 * REGBYTES(sp)
  33. STORE x14, 14 * REGBYTES(sp)
  34. STORE x15, 15 * REGBYTES(sp)
  35. STORE x16, 16 * REGBYTES(sp)
  36. STORE x17, 17 * REGBYTES(sp)
  37. STORE x18, 18 * REGBYTES(sp)
  38. STORE x19, 19 * REGBYTES(sp)
  39. STORE x20, 20 * REGBYTES(sp)
  40. STORE x21, 21 * REGBYTES(sp)
  41. STORE x22, 22 * REGBYTES(sp)
  42. STORE x23, 23 * REGBYTES(sp)
  43. STORE x24, 24 * REGBYTES(sp)
  44. STORE x25, 25 * REGBYTES(sp)
  45. STORE x26, 26 * REGBYTES(sp)
  46. STORE x27, 27 * REGBYTES(sp)
  47. STORE x28, 28 * REGBYTES(sp)
  48. STORE x29, 29 * REGBYTES(sp)
  49. STORE x30, 30 * REGBYTES(sp)
  50. STORE x31, 31 * REGBYTES(sp)
  51. /* switch to interrupt stack */
  52. move s0, sp
  53. /* get cpu id */
  54. csrr t0, mhartid
  55. /* switch interrupt stack of current cpu */
  56. la sp, __stack_start__
  57. addi t1, t0, 1
  58. li t2, __STACKSIZE__
  59. mul t1, t1, t2
  60. add sp, sp, t1 /* sp = (cpuid + 1) * __STACKSIZE__ + __stack_start__ */
  61. /* handle interrupt */
  62. call rt_interrupt_enter
  63. csrr a0, mcause
  64. csrr a1, mepc
  65. mv a2, s0
  66. call handle_trap
  67. call rt_interrupt_leave
  68. #ifdef RT_USING_SMP
  69. /* s0 --> sp */
  70. mv sp, s0
  71. mv a0, s0
  72. call rt_scheduler_do_irq_switch
  73. j rt_hw_context_switch_exit
  74. #else
  75. /* switch to from_thread stack */
  76. move sp, s0
  77. /* need to switch new thread */
  78. la s0, rt_thread_switch_interrupt_flag
  79. lw s2, 0(s0)
  80. beqz s2, spurious_interrupt
  81. sw zero, 0(s0)
  82. la s0, rt_interrupt_from_thread
  83. LOAD s1, 0(s0)
  84. STORE sp, 0(s1)
  85. la s0, rt_interrupt_to_thread
  86. LOAD s1, 0(s0)
  87. LOAD sp, 0(s1)
  88. #endif
  89. spurious_interrupt:
  90. j rt_hw_context_switch_exit