drv_i2c.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2021-01-13 Lyons first version
  9. * 2021-06-23 RiceChen refactor
  10. */
  11. #include <rthw.h>
  12. #include <rtdevice.h>
  13. #ifdef BSP_USING_I2C
  14. #define LOG_TAG "drv.i2c"
  15. #include <drv_log.h>
  16. #if !defined(BSP_USING_I2C1) && !defined(BSP_USING_I2C2) && !defined(BSP_USING_I2C3) && !defined(BSP_USING_I2C4)
  17. #error "Please define at least one BSP_USING_I2Cx"
  18. #endif
  19. #include "fsl_iomuxc.h"
  20. #include "drv_i2c.h"
  21. static struct imx6ull_i2c_config i2c_config[] =
  22. {
  23. #ifdef BSP_USING_I2C1
  24. I2C1_BUS_CONFIG,
  25. #endif
  26. #ifdef BSP_USING_I2C2
  27. I2C2_BUS_CONFIG,
  28. #endif
  29. #ifdef BSP_USING_I2C3
  30. I2C3_BUS_CONFIG,
  31. #endif
  32. #ifdef BSP_USING_I2C4
  33. I2C4_BUS_CONFIG,
  34. #endif
  35. };
  36. static struct imx6ull_i2c_bus i2c_obj[sizeof(i2c_config) / sizeof(i2c_config[0])];
  37. static char i2c_buff_temp[4][1024];
  38. extern uint32_t I2C_GetInstance(I2C_Type *base);
  39. #ifdef IMX_I2C_IRQ_MODE
  40. static uint32_t g_MasterCompletionFlag[4] = {0,0,0,0};
  41. static void i2c_master_callback(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)
  42. {
  43. /* Signal transfer success when received success status. */
  44. struct imx6ull_i2c_config *config;
  45. config = (struct imx6ull_i2c_config*)userData;
  46. uint32_t instance = I2C_GetInstance(config->hw_base);
  47. if (status == kStatus_Success)
  48. {
  49. g_MasterCompletionFlag[instance-1] = 1;
  50. }
  51. }
  52. #endif
  53. static rt_ssize_t imx6ull_i2c_mst_xfer(struct rt_i2c_bus_device *bus, struct rt_i2c_msg msgs[], rt_uint32_t num)
  54. {
  55. rt_ssize_t i = 0;
  56. struct imx6ull_i2c_bus *i2c_bus = RT_NULL;
  57. static i2c_master_transfer_t xfer = {0};
  58. RT_ASSERT(bus != RT_NULL);
  59. #ifdef IMX_I2C_IRQ_MODE
  60. uint32_t timeout_cnt = 100;
  61. #endif
  62. uint32_t instance = 0;
  63. i2c_bus = (struct imx6ull_i2c_bus *)bus;
  64. instance = I2C_GetInstance(i2c_bus->config->hw_base);
  65. for(i = 0 ;i < num; i++)
  66. {
  67. if(msgs[i].flags & RT_I2C_RD)
  68. {
  69. xfer.flags = kI2C_TransferNoStartFlag;
  70. xfer.slaveAddress = msgs[i].addr;
  71. xfer.direction = kI2C_Read;
  72. xfer.subaddress = 0;
  73. xfer.subaddressSize = 0;
  74. xfer.data = (uint8_t *volatile)i2c_buff_temp[instance - 1];
  75. xfer.dataSize = msgs[i].len ;
  76. #ifdef IMX_I2C_IRQ_MODE
  77. I2C_MasterTransferNonBlocking(i2c_bus->config->I2C, &i2c_bus->config->master_handle,&xfer);
  78. while(!g_MasterCompletionFlag[instance - 1])
  79. {
  80. rt_thread_delay(1);
  81. timeout_cnt--;
  82. if(timeout_cnt == 0)
  83. {
  84. break;
  85. }
  86. }
  87. timeout_cnt = 100;
  88. g_MasterCompletionFlag[instance - 1] = 0;
  89. #else
  90. I2C_MasterTransferBlocking(i2c_bus->config->I2C, &xfer);
  91. #endif
  92. rt_memcpy(msgs[i].buf,i2c_buff_temp[instance - 1],msgs[i].len);
  93. }
  94. else
  95. {
  96. xfer.flags = kI2C_TransferNoStartFlag;
  97. xfer.slaveAddress = msgs[i].addr;
  98. xfer.direction = kI2C_Write;
  99. xfer.subaddress = 0;
  100. xfer.subaddressSize = 0;
  101. xfer.data = (uint8_t *volatile)i2c_buff_temp[instance - 1];
  102. xfer.dataSize = msgs[i].len;
  103. rt_memcpy(i2c_buff_temp[instance - 1],msgs[i].buf,msgs[i].len);
  104. #ifdef IMX_I2C_IRQ_MODE
  105. I2C_MasterTransferNonBlocking(i2c_bus->config->I2C, &i2c_bus->config->master_handle,&xfer);
  106. while(!g_MasterCompletionFlag[instance - 1])
  107. {
  108. timeout_cnt--;
  109. rt_thread_delay(1);
  110. if(timeout_cnt == 0)
  111. {
  112. break;
  113. }
  114. }
  115. timeout_cnt = 100;
  116. g_MasterCompletionFlag[instance - 1] = 0;
  117. #else
  118. I2C_MasterTransferBlocking(i2c_bus->config->I2C, &xfer);
  119. #endif
  120. }
  121. }
  122. return i;
  123. }
  124. static rt_err_t imx6ull_i2c_bus_control(struct rt_i2c_bus_device *bus, rt_uint32_t cmd, rt_uint32_t arg)
  125. {
  126. return RT_EOK;
  127. }
  128. static rt_err_t imx6ull_i2c_gpio_init(struct imx6ull_i2c_bus *bus)
  129. {
  130. struct imx6ull_i2c_bus *i2c_bus = RT_NULL;
  131. i2c_bus = (struct imx6ull_i2c_bus *)bus;
  132. imx6ull_gpio_init(&i2c_bus->config->scl_gpio);
  133. imx6ull_gpio_init(&i2c_bus->config->sda_gpio);
  134. return RT_EOK;
  135. }
  136. #ifdef RT_USING_DEVICE_OPS
  137. static const struct rt_i2c_bus_device_ops imx6ull_i2c_ops =
  138. {
  139. .master_xfer = imx6ull_i2c_mst_xfer,
  140. .slave_xfer = RT_NULL,
  141. .i2c_bus_control = imx6ull_i2c_bus_control,
  142. };
  143. #endif
  144. extern void I2C_DriverIRQHandler(int irq, void *base);
  145. int rt_hw_i2c_init(void)
  146. {
  147. rt_uint16_t obj_num = 0;
  148. rt_uint32_t src_clock;
  149. i2c_master_config_t masterConfig = {0};
  150. obj_num = sizeof(i2c_config) / sizeof(i2c_config[0]);
  151. src_clock = (CLOCK_GetFreq(kCLOCK_IpgClk) / (CLOCK_GetDiv(kCLOCK_PerclkDiv) + 1U));
  152. for(int i = 0; i < obj_num; i++)
  153. {
  154. i2c_obj[i].config = &i2c_config[i];
  155. i2c_obj[i].config->hw_base = i2c_obj[i].config->I2C;
  156. i2c_obj[i].config->I2C = (I2C_Type *)imx6ull_get_periph_vaddr((rt_uint32_t)i2c_obj[i].config->hw_base);
  157. i2c_obj[i].parent.ops = &imx6ull_i2c_ops;
  158. imx6ull_i2c_gpio_init(&i2c_obj[i]);
  159. I2C_MasterGetDefaultConfig(&masterConfig);
  160. masterConfig.baudRate_Bps = i2c_config[i].baud_rate;
  161. CLOCK_EnableClock(i2c_obj[i].config->clk_ip_name);
  162. I2C_MasterInit(i2c_obj[i].config->I2C, &masterConfig, src_clock);
  163. rt_i2c_bus_device_register(&i2c_obj[i].parent, i2c_obj[i].config->name);
  164. #ifdef IMX_I2C_IRQ_MODE
  165. I2C_MasterTransferCreateHandle(i2c_obj[i].config->hw_base, &i2c_obj[i].config->master_handle, i2c_master_callback, i2c_obj[i].config);
  166. rt_hw_interrupt_install(i2c_obj[i].config->irq_num, (rt_isr_handler_t)I2C_DriverIRQHandler, i2c_obj[i].config, i2c_obj[i].config->name);
  167. #endif
  168. }
  169. return RT_EOK;
  170. }
  171. INIT_DEVICE_EXPORT(rt_hw_i2c_init);
  172. #endif