mailbox-pic.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2023-09-23 GuEe-GUI first version
  9. */
  10. #include <rtthread.h>
  11. #include <rtdevice.h>
  12. #define DBG_TAG "mailbox.pic"
  13. #define DBG_LVL DBG_INFO
  14. #include <rtdbg.h>
  15. /*
  16. * RT-Thread PIC Mailbox device driver
  17. *
  18. * The mailbox device(s) may be instantiated in one of three equivalent way:
  19. *
  20. * Device Tree node, eg.:
  21. *
  22. * interrupt-controller@0 {
  23. * interrupt-controller;
  24. * #interrupt-cells = <1>;
  25. * };
  26. *
  27. * pic_mailbox@10000 {
  28. * compatible = "rt-thread,pic-mailbox";
  29. * reg = <0x10000 0x100>;
  30. * position = <0>;
  31. * interrupts = <34>;
  32. * peer-interrupts = <35>;
  33. * uid = <0>;
  34. * #mbox-cells = <1>;
  35. * };
  36. */
  37. #define MAILBOX_IMASK 0x00
  38. #define MAILBOX_ISTATE 0x04
  39. #define MAILBOX_MSG(n) (0x08 + (n) * 4)
  40. struct pic_mbox
  41. {
  42. struct rt_mbox_controller parent;
  43. void *regs;
  44. void *peer_regs;
  45. int position;
  46. int chans_nr;
  47. int irq;
  48. int peer_hwirq;
  49. struct rt_pic *pic;
  50. struct rt_spinlock lock;
  51. };
  52. #define raw_to_pic_mbox(raw) rt_container_of(raw, struct pic_mbox, parent)
  53. static rt_err_t pic_mbox_request(struct rt_mbox_chan *chan)
  54. {
  55. int index = chan - chan->ctrl->chans;
  56. struct pic_mbox *pic_mbox = raw_to_pic_mbox(chan->ctrl);
  57. HWREG32(pic_mbox->regs + MAILBOX_IMASK) &= ~RT_BIT(index);
  58. return RT_EOK;
  59. }
  60. static void pic_mbox_release(struct rt_mbox_chan *chan)
  61. {
  62. int index = chan - chan->ctrl->chans;
  63. struct pic_mbox *pic_mbox = raw_to_pic_mbox(chan->ctrl);
  64. HWREG32(pic_mbox->regs + MAILBOX_IMASK) |= RT_BIT(index);
  65. }
  66. static rt_err_t pic_mbox_send(struct rt_mbox_chan *chan, const void *data)
  67. {
  68. rt_ubase_t level;
  69. int index = chan - chan->ctrl->chans;
  70. struct pic_mbox *pic_mbox = raw_to_pic_mbox(chan->ctrl);
  71. while (HWREG32(pic_mbox->peer_regs + MAILBOX_ISTATE) & RT_BIT(index))
  72. {
  73. rt_thread_yield();
  74. }
  75. level = rt_spin_lock_irqsave(&pic_mbox->lock);
  76. HWREG32(pic_mbox->regs + MAILBOX_MSG(index)) = *(rt_uint32_t *)data;
  77. HWREG32(pic_mbox->peer_regs + MAILBOX_ISTATE) |= RT_BIT(index);
  78. rt_hw_wmb();
  79. rt_pic_irq_set_state_raw(pic_mbox->pic, pic_mbox->peer_hwirq,
  80. RT_IRQ_STATE_PENDING, RT_TRUE);
  81. rt_spin_unlock_irqrestore(&pic_mbox->lock, level);
  82. return RT_EOK;
  83. }
  84. static const struct rt_mbox_controller_ops pic_mbox_ops =
  85. {
  86. .request = pic_mbox_request,
  87. .release = pic_mbox_release,
  88. .send = pic_mbox_send,
  89. };
  90. static void pic_mbox_isr(int irqno, void *param)
  91. {
  92. rt_uint32_t isr;
  93. struct pic_mbox *pic_mbox = param;
  94. isr = HWREG32(pic_mbox->regs + MAILBOX_ISTATE);
  95. for (int idx = 0; idx < 32; ++idx)
  96. {
  97. rt_uint32_t msg;
  98. if (!(RT_BIT(idx) & isr))
  99. {
  100. continue;
  101. }
  102. rt_hw_rmb();
  103. msg = HWREG32(pic_mbox->peer_regs + MAILBOX_MSG(idx));
  104. rt_mbox_recv(&pic_mbox->parent.chans[idx], &msg);
  105. }
  106. HWREG32(pic_mbox->regs + MAILBOX_ISTATE) &= ~isr;
  107. }
  108. static void pic_mbox_free_resource(struct pic_mbox *pic_mbox)
  109. {
  110. if (pic_mbox->regs && pic_mbox->peer_regs)
  111. {
  112. if (pic_mbox->peer_regs > pic_mbox->regs)
  113. {
  114. rt_iounmap(pic_mbox->regs);
  115. }
  116. else
  117. {
  118. rt_iounmap(pic_mbox->peer_regs);
  119. }
  120. }
  121. rt_free(pic_mbox);
  122. }
  123. static rt_err_t pic_mbox_probe(struct rt_platform_device *pdev)
  124. {
  125. rt_err_t err;
  126. rt_uint64_t size;
  127. rt_uint32_t value;
  128. char dev_name[RT_NAME_MAX];
  129. struct rt_ofw_node *pic_np;
  130. struct rt_device *dev = &pdev->parent;
  131. struct pic_mbox *pic_mbox = rt_calloc(1, sizeof(*pic_mbox));
  132. if (!pic_mbox)
  133. {
  134. return -RT_ENOMEM;
  135. }
  136. if ((err = rt_dm_dev_get_address(dev, 0, RT_NULL, &size)))
  137. {
  138. goto _fail;
  139. }
  140. if ((err = rt_dm_dev_prop_read_u32(dev, "position", &value)))
  141. {
  142. goto _fail;
  143. }
  144. if (!value)
  145. {
  146. pic_mbox->regs = rt_dm_dev_iomap(dev, 0);
  147. if (!pic_mbox->regs)
  148. {
  149. goto _fail;
  150. }
  151. pic_mbox->peer_regs = pic_mbox->regs + size / 2;
  152. }
  153. else
  154. {
  155. pic_mbox->peer_regs = rt_dm_dev_iomap(dev, 0);
  156. if (!pic_mbox->peer_regs)
  157. {
  158. goto _fail;
  159. }
  160. pic_mbox->regs = pic_mbox->peer_regs + size / 2;
  161. }
  162. pic_mbox->irq = rt_dm_dev_get_irq(dev, 0);
  163. if (pic_mbox->irq < 0)
  164. {
  165. err = pic_mbox->irq;
  166. goto _fail;
  167. }
  168. if ((err = rt_dm_dev_prop_read_u32(dev, "peer-interrupts", &value)))
  169. {
  170. goto _fail;
  171. }
  172. pic_mbox->peer_hwirq = value;
  173. if ((err = rt_dm_dev_prop_read_u32(dev, "uid", &value)))
  174. {
  175. goto _fail;
  176. }
  177. if (!(pic_np = rt_ofw_find_irq_parent(dev->ofw_node, RT_NULL)))
  178. {
  179. goto _fail;
  180. }
  181. pic_mbox->pic = rt_ofw_data(pic_np);
  182. rt_ofw_node_put(pic_np);
  183. rt_spin_lock_init(&pic_mbox->lock);
  184. pic_mbox->parent.dev = dev;
  185. pic_mbox->parent.num_chans = 32;
  186. pic_mbox->parent.ops = &pic_mbox_ops;
  187. if ((err = rt_mbox_controller_register(&pic_mbox->parent)))
  188. {
  189. goto _fail;
  190. }
  191. rt_snprintf(dev_name, sizeof(dev_name), "pic-mbox%d", value);
  192. rt_hw_interrupt_install(pic_mbox->irq, pic_mbox_isr, pic_mbox, dev_name);
  193. rt_hw_interrupt_umask(pic_mbox->irq);
  194. return RT_EOK;
  195. _fail:
  196. pic_mbox_free_resource(pic_mbox);
  197. return err;
  198. }
  199. static rt_err_t pic_mbox_remove(struct rt_platform_device *pdev)
  200. {
  201. struct pic_mbox *pic_mbox = pdev->parent.user_data;
  202. rt_pic_detach_irq(pic_mbox->irq, pic_mbox);
  203. rt_mbox_controller_unregister(&pic_mbox->parent);
  204. pic_mbox_free_resource(pic_mbox);
  205. return RT_EOK;
  206. }
  207. static const struct rt_ofw_node_id pic_mbox_ofw_ids[] =
  208. {
  209. { .compatible = "rt-thread,pic-mailbox" },
  210. { /* sentinel */ }
  211. };
  212. static struct rt_platform_driver pic_mbox_driver =
  213. {
  214. .name = "mailbox-pic",
  215. .ids = pic_mbox_ofw_ids,
  216. .probe = pic_mbox_probe,
  217. .remove = pic_mbox_remove,
  218. };
  219. RT_PLATFORM_DRIVER_EXPORT(pic_mbox_driver);