drv_pwm.c 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211
  1. /*
  2. * Copyright (C) 2018 Shanghai Eastsoft Microelectronics Co., Ltd.
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2019-03-19 wangyq the first version
  9. */
  10. #include <rthw.h>
  11. #include <rtthread.h>
  12. #include <rtdevice.h>
  13. #include <board.h>
  14. #include <ald_cmu.h>
  15. #include <ald_timer.h>
  16. #include <ald_gpio.h>
  17. static void pwm_set_freq(timer_handle_t *timer_initstruct, uint32_t ns)
  18. {
  19. uint64_t _arr = (uint64_t)cmu_get_pclk1_clock() * ns / 1000000000 /
  20. (timer_initstruct->init.prescaler + 1);
  21. WRITE_REG(timer_initstruct->perh->AR, (uint32_t)_arr);
  22. timer_initstruct->init.period = (uint32_t)_arr;
  23. }
  24. static void pwm_set_duty(timer_handle_t *timer_initstruct, timer_channel_t ch, uint32_t ns)
  25. {
  26. uint64_t tmp = (uint64_t)cmu_get_pclk1_clock() * ns / 1000000000 /
  27. (timer_initstruct->init.prescaler + 1);
  28. if (ch == TIMER_CHANNEL_1)
  29. WRITE_REG(timer_initstruct->perh->CCVAL1, (uint32_t)tmp);
  30. else if (ch == TIMER_CHANNEL_2)
  31. WRITE_REG(timer_initstruct->perh->CCVAL2, (uint32_t)tmp);
  32. else if (ch == TIMER_CHANNEL_3)
  33. WRITE_REG(timer_initstruct->perh->CCVAL3, (uint32_t)tmp);
  34. else if (ch == TIMER_CHANNEL_4)
  35. WRITE_REG(timer_initstruct->perh->CCVAL4, (uint32_t)tmp);
  36. }
  37. static rt_err_t es32f0_pwm_control(struct rt_device_pwm *device, int cmd, void *arg)
  38. {
  39. rt_err_t ret = RT_EOK;
  40. uint32_t _ccep;
  41. timer_channel_t pwm_channel;
  42. timer_oc_init_t tim_ocinit;
  43. timer_handle_t *timer_initstruct = (timer_handle_t *)device->parent.user_data;
  44. struct rt_pwm_configuration *cfg = (struct rt_pwm_configuration *)arg;
  45. RT_ASSERT(timer_initstruct != RT_NULL);
  46. tim_ocinit.oc_mode = TIMER_OC_MODE_PWM1;
  47. tim_ocinit.oc_polarity = TIMER_OC_POLARITY_HIGH;
  48. tim_ocinit.oc_fast_en = DISABLE;
  49. tim_ocinit.ocn_polarity = TIMER_OCN_POLARITY_HIGH;
  50. tim_ocinit.ocn_idle = TIMER_OCN_IDLE_RESET;
  51. tim_ocinit.oc_idle = TIMER_OC_IDLE_RESET;
  52. /* select pwm output channel */
  53. if (1 == cfg->channel)
  54. {
  55. pwm_channel = TIMER_CHANNEL_1;
  56. }
  57. else if (2 == cfg->channel)
  58. {
  59. pwm_channel = TIMER_CHANNEL_2;
  60. }
  61. else if (3 == cfg->channel)
  62. {
  63. if (timer_initstruct->perh == GP16C2T0 || timer_initstruct->perh == GP16C2T1)
  64. return RT_EINVAL;
  65. pwm_channel = TIMER_CHANNEL_3;
  66. }
  67. else if (4 == cfg->channel)
  68. {
  69. if (timer_initstruct->perh == GP16C2T0 || timer_initstruct->perh == GP16C2T1 ||
  70. timer_initstruct->perh == GP16C4T0)
  71. return RT_EINVAL;
  72. pwm_channel = TIMER_CHANNEL_4;
  73. }
  74. else
  75. {
  76. return RT_EINVAL;
  77. }
  78. switch (cmd)
  79. {
  80. case PWM_CMD_ENABLE:
  81. timer_pwm_start(timer_initstruct, pwm_channel);
  82. break;
  83. case PWM_CMD_DISABLE:
  84. timer_pwm_stop(timer_initstruct, pwm_channel);
  85. break;
  86. case PWM_CMD_SET:
  87. _ccep = timer_initstruct->perh->CCEP;
  88. /* count registers max 0xFFFF, auto adjust prescaler */
  89. do
  90. {
  91. pwm_set_freq(timer_initstruct, cfg->period);
  92. timer_initstruct->init.prescaler ++;
  93. }
  94. while (timer_initstruct->init.period > 0xFFFF);
  95. /* update prescaler */
  96. WRITE_REG(timer_initstruct->perh->PRES, --timer_initstruct->init.prescaler);
  97. timer_oc_config_channel(timer_initstruct, &tim_ocinit, pwm_channel);
  98. pwm_set_duty(timer_initstruct, pwm_channel, cfg->pulse);
  99. timer_initstruct->perh->CCEP = _ccep;
  100. break;
  101. case PWM_CMD_GET:
  102. cfg->pulse = timer_read_capture_value(timer_initstruct, pwm_channel) * 100 /
  103. READ_REG(timer_initstruct->perh->AR);
  104. break;
  105. default:
  106. break;
  107. }
  108. return ret;
  109. }
  110. const static struct rt_pwm_ops es32f0_pwm_ops =
  111. {
  112. es32f0_pwm_control
  113. };
  114. int rt_hw_pwm_init(void)
  115. {
  116. rt_err_t ret = RT_EOK;
  117. gpio_init_t gpio_initstructure;
  118. gpio_initstructure.mode = GPIO_MODE_OUTPUT;
  119. gpio_initstructure.odos = GPIO_PUSH_PULL;
  120. gpio_initstructure.pupd = GPIO_PUSH_UP;
  121. gpio_initstructure.odrv = GPIO_OUT_DRIVE_NORMAL;
  122. gpio_initstructure.flt = GPIO_FILTER_DISABLE;
  123. gpio_initstructure.type = GPIO_TYPE_TTL;
  124. #ifdef BSP_USING_PWM0 /* 4 channels */
  125. static struct rt_device_pwm pwm_dev0;
  126. static timer_handle_t timer_initstruct0;
  127. timer_initstruct0.perh = AD16C4T0;
  128. timer_pwm_init(&timer_initstruct0);
  129. /* gpio initialization */
  130. gpio_initstructure.func = GPIO_FUNC_2;
  131. gpio_init(GPIOA, GPIO_PIN_8, &gpio_initstructure);
  132. gpio_init(GPIOA, GPIO_PIN_9, &gpio_initstructure);
  133. gpio_init(GPIOA, GPIO_PIN_10, &gpio_initstructure);
  134. gpio_init(GPIOA, GPIO_PIN_11, &gpio_initstructure);
  135. ret = rt_device_pwm_register(&pwm_dev0, "pwm0", &es32f0_pwm_ops,
  136. &timer_initstruct0);
  137. #endif
  138. #ifdef BSP_USING_PWM1 /* 3 channels */
  139. static struct rt_device_pwm pwm_dev1;
  140. static timer_handle_t timer_initstruct1;
  141. timer_initstruct1.perh = GP16C4T0;
  142. timer_pwm_init(&timer_initstruct1);
  143. /* gpio initialization */
  144. gpio_initstructure.func = GPIO_FUNC_2;
  145. gpio_init(GPIOB, GPIO_PIN_6, &gpio_initstructure);
  146. gpio_init(GPIOB, GPIO_PIN_7, &gpio_initstructure);
  147. gpio_init(GPIOB, GPIO_PIN_8, &gpio_initstructure);
  148. ret = rt_device_pwm_register(&pwm_dev1, "pwm1", &es32f0_pwm_ops,
  149. &timer_initstruct1);
  150. #endif
  151. #ifdef BSP_USING_PWM2 /* 2 channels */
  152. static struct rt_device_pwm pwm_dev2;
  153. static timer_handle_t timer_initstruct2;
  154. timer_initstruct2.perh = GP16C2T0;
  155. timer_pwm_init(&timer_initstruct2);
  156. /* gpio initialization */
  157. gpio_initstructure.func = GPIO_FUNC_2;
  158. gpio_init(GPIOA, GPIO_PIN_0, &gpio_initstructure);
  159. gpio_init(GPIOA, GPIO_PIN_1, &gpio_initstructure);
  160. ret = rt_device_pwm_register(&pwm_dev2, "pwm2", &es32f0_pwm_ops,
  161. &timer_initstruct2);
  162. #endif
  163. #ifdef BSP_USING_PWM3 /* 2 channels */
  164. static struct rt_device_pwm pwm_dev3;
  165. static timer_handle_t timer_initstruct3;
  166. timer_initstruct3.perh = GP16C2T1;
  167. timer_pwm_init(&timer_initstruct3);
  168. /* gpio initialization */
  169. gpio_initstructure.func = GPIO_FUNC_3;
  170. gpio_init(GPIOC, GPIO_PIN_6, &gpio_initstructure);
  171. gpio_init(GPIOC, GPIO_PIN_7, &gpio_initstructure);
  172. ret = rt_device_pwm_register(&pwm_dev3, "pwm3", &es32f0_pwm_ops,
  173. &timer_initstruct3);
  174. #endif
  175. return ret;
  176. }
  177. INIT_DEVICE_EXPORT(rt_hw_pwm_init);