emac.h 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. /**************************************************************************//**
  2. * @file emac.h
  3. * @version V1.00
  4. * @brief M480 EMAC driver header file
  5. *
  6. * @copyright (C) 2016 Nuvoton Technology Corp. All rights reserved.
  7. *****************************************************************************/
  8. #ifndef __EMAC_H__
  9. #define __EMAC_H__
  10. #ifdef __cplusplus
  11. extern "C"
  12. {
  13. #endif
  14. /** @addtogroup Standard_Driver Standard Driver
  15. @{
  16. */
  17. /** @addtogroup EMAC_Driver EMAC Driver
  18. @{
  19. */
  20. /** @addtogroup EMAC_EXPORTED_CONSTANTS EMAC Exported Constants
  21. @{
  22. */
  23. #define EMAC_PHY_ADDR 1UL /*!< PHY address, this address is board dependent \hideinitializer */
  24. #define EMAC_RX_DESC_SIZE 4UL /*!< Number of Rx Descriptors, should be 2 at least \hideinitializer */
  25. #define EMAC_TX_DESC_SIZE 4UL /*!< Number of Tx Descriptors, should be 2 at least \hideinitializer */
  26. #define EMAC_LINK_DOWN 0UL /*!< Ethernet link is down \hideinitializer */
  27. #define EMAC_LINK_100F 1UL /*!< Ethernet link is 100Mbps full duplex \hideinitializer */
  28. #define EMAC_LINK_100H 2UL /*!< Ethernet link is 100Mbps half duplex \hideinitializer */
  29. #define EMAC_LINK_10F 3UL /*!< Ethernet link is 10Mbps full duplex \hideinitializer */
  30. #define EMAC_LINK_10H 4UL /*!< Ethernet link is 10Mbps half duplex \hideinitializer */
  31. /*@}*/ /* end of group EMAC_EXPORTED_CONSTANTS */
  32. /** @addtogroup EMAC_EXPORTED_FUNCTIONS EMAC Exported Functions
  33. @{
  34. */
  35. /**
  36. * @brief Enable EMAC Tx function
  37. * @param None
  38. * @return None
  39. * \hideinitializer
  40. */
  41. #define EMAC_ENABLE_TX() (EMAC->CTL |= EMAC_CTL_TXON_Msk)
  42. /**
  43. * @brief Enable EMAC Rx function
  44. * @param None
  45. * @return None
  46. * \hideinitializer
  47. */
  48. #define EMAC_ENABLE_RX() do{EMAC->CTL |= EMAC_CTL_RXON_Msk; EMAC->RXST = 0;}while(0)
  49. /**
  50. * @brief Disable EMAC Tx function
  51. * @param None
  52. * @return None
  53. * \hideinitializer
  54. */
  55. #define EMAC_DISABLE_TX() (EMAC->CTL &= ~EMAC_CTL_TXON_Msk)
  56. /**
  57. * @brief Disable EMAC Rx function
  58. * @param None
  59. * @return None
  60. * \hideinitializer
  61. */
  62. #define EMAC_DISABLE_RX() (EMAC->CTL &= ~EMAC_CTL_RXON_Msk)
  63. /**
  64. * @brief Enable EMAC Magic Packet Wakeup function
  65. * @param None
  66. * @return None
  67. * \hideinitializer
  68. */
  69. #define EMAC_ENABLE_MAGIC_PKT_WAKEUP() (EMAC->CTL |= EMAC_CTL_WOLEN_Msk)
  70. /**
  71. * @brief Disable EMAC Magic Packet Wakeup function
  72. * @param None
  73. * @return None
  74. * \hideinitializer
  75. */
  76. #define EMAC_DISABLE_MAGIC_PKT_WAKEUP() (EMAC->CTL &= ~EMAC_CTL_WOLEN_Msk)
  77. /**
  78. * @brief Enable EMAC to receive broadcast packets
  79. * @param None
  80. * @return None
  81. * \hideinitializer
  82. */
  83. #define EMAC_ENABLE_RECV_BCASTPKT() (EMAC->CAMCTL |= EMAC_CAMCTL_ABP_Msk)
  84. /**
  85. * @brief Disable EMAC to receive broadcast packets
  86. * @param None
  87. * @return None
  88. * \hideinitializer
  89. */
  90. #define EMAC_DISABLE_RECV_BCASTPKT() (EMAC->CAMCTL &= ~EMAC_CAMCTL_ABP_Msk)
  91. /**
  92. * @brief Enable EMAC to receive multicast packets
  93. * @param None
  94. * @return None
  95. * \hideinitializer
  96. */
  97. #define EMAC_ENABLE_RECV_MCASTPKT() (EMAC->CAMCTL |= EMAC_CAMCTL_AMP_Msk)
  98. /**
  99. * @brief Disable EMAC Magic Packet Wakeup function
  100. * @param None
  101. * @return None
  102. * \hideinitializer
  103. */
  104. #define EMAC_DISABLE_RECV_MCASTPKT() (EMAC->CAMCTL &= ~EMAC_CAMCTL_AMP_Msk)
  105. /**
  106. * @brief Check if EMAC time stamp alarm interrupt occurred or not
  107. * @param None
  108. * @return If time stamp alarm interrupt occurred or not
  109. * @retval 0 Alarm interrupt does not occur
  110. * @retval 1 Alarm interrupt occurred
  111. * \hideinitializer
  112. */
  113. #define EMAC_GET_ALARM_FLAG() (EMAC->INTSTS & EMAC_INTSTS_TSALMIF_Msk ? 1 : 0)
  114. /**
  115. * @brief Clear EMAC time stamp alarm interrupt flag
  116. * @param None
  117. * @return None
  118. * \hideinitializer
  119. */
  120. #define EMAC_CLR_ALARM_FLAG() (EMAC->INTSTS = EMAC_INTSTS_TSALMIF_Msk)
  121. void EMAC_Open(uint8_t *pu8MacAddr);
  122. void EMAC_Close(void);
  123. void EMAC_SetMacAddr(uint8_t *pu8MacAddr);
  124. void EMAC_EnableCamEntry(uint32_t u32Entry, uint8_t pu8MacAddr[]);
  125. void EMAC_DisableCamEntry(uint32_t u32Entry);
  126. uint32_t EMAC_RecvPkt(uint8_t *pu8Data, uint32_t *pu32Size);
  127. uint32_t EMAC_RecvPktTS(uint8_t *pu8Data, uint32_t *pu32Size, uint32_t *pu32Sec, uint32_t *pu32Nsec);
  128. void EMAC_RecvPktDone(void);
  129. uint32_t EMAC_SendPkt(uint8_t *pu8Data, uint32_t u32Size);
  130. uint32_t EMAC_SendPktDone(void);
  131. uint32_t EMAC_SendPktDoneTS(uint32_t *pu32Sec, uint32_t *pu32Nsec);
  132. void EMAC_EnableTS(uint32_t u32Sec, uint32_t u32Nsec);
  133. void EMAC_DisableTS(void);
  134. void EMAC_GetTime(uint32_t *pu32Sec, uint32_t *pu32Nsec);
  135. void EMAC_SetTime(uint32_t u32Sec, uint32_t u32Nsec);
  136. void EMAC_UpdateTime(uint32_t u32Neg, uint32_t u32Sec, uint32_t u32Nsec);
  137. void EMAC_EnableAlarm(uint32_t u32Sec, uint32_t u32Nsec);
  138. void EMAC_DisableAlarm(void);
  139. uint32_t EMAC_CheckLinkStatus(void);
  140. /*@}*/ /* end of group EMAC_EXPORTED_FUNCTIONS */
  141. /*@}*/ /* end of group EMAC_Driver */
  142. /*@}*/ /* end of group Standard_Driver */
  143. #ifdef __cplusplus
  144. }
  145. #endif
  146. #endif /* __EMAC_H__ */
  147. /*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/