123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335 |
- /*!
- * @file apm32f10x_spi.h
- *
- * @brief This file contains all the functions prototypes for the SPI firmware library
- *
- * @version V1.0.4
- *
- * @date 2022-12-01
- *
- * @attention
- *
- * Copyright (C) 2020-2022 Geehy Semiconductor
- *
- * You may not use this file except in compliance with the
- * GEEHY COPYRIGHT NOTICE (GEEHY SOFTWARE PACKAGE LICENSE).
- *
- * The program is only for reference, which is distributed in the hope
- * that it will be useful and instructional for customers to develop
- * their software. Unless required by applicable law or agreed to in
- * writing, the program is distributed on an "AS IS" BASIS, WITHOUT
- * ANY WARRANTY OR CONDITIONS OF ANY KIND, either express or implied.
- * See the GEEHY SOFTWARE PACKAGE LICENSE for the governing permissions
- * and limitations under the License.
- */
- /* Define to prevent recursive inclusion */
- #ifndef __APM32F10X_SPI_H
- #define __APM32F10X_SPI_H
- /* Includes */
- #include "apm32f10x.h"
- #ifdef __cplusplus
- extern "C" {
- #endif
- /** @addtogroup APM32F10x_StdPeriphDriver
- @{
- */
- /** @addtogroup SPI_Driver SPI Driver
- @{
- */
- /** @defgroup SPI_Enumerations Enumerations
- @{
- */
- /**
- * @brief SPI data direction mode
- */
- typedef enum
- {
- SPI_DIRECTION_2LINES_FULLDUPLEX = 0x0000,
- SPI_DIRECTION_2LINES_RXONLY = 0x0400,
- SPI_DIRECTION_1LINE_RX = 0x8000,
- SPI_DIRECTION_1LINE_TX = 0xC000
- } SPI_DIRECTION_T;
- /**
- * @brief SPI mode
- */
- typedef enum
- {
- SPI_MODE_MASTER = 0x0104,
- SPI_MODE_SLAVE = 0x0000
- } SPI_MODE_T;
- /**
- * @brief SPI Data length
- */
- typedef enum
- {
- SPI_DATA_LENGTH_16B = 0x0800,
- SPI_DATA_LENGTH_8B = 0x0000
- } SPI_DATA_LENGTH_T;
- /**
- * @brief SPI Clock Polarity
- */
- typedef enum
- {
- SPI_CLKPOL_LOW = 0x0000,
- SPI_CLKPOL_HIGH = 0x0002
- } SPI_CLKPOL_T;
- /**
- * @brief SPI Clock Phase
- */
- typedef enum
- {
- SPI_CLKPHA_1EDGE = 0x0000,
- SPI_CLKPHA_2EDGE = 0x0001
- } SPI_CLKPHA_T;
- /**
- * @brief SPI Slave Select management
- */
- typedef enum
- {
- SPI_NSS_SOFT = 0x0200,
- SPI_NSS_HARD = 0x0000
- } SPI_NSS_T;
- /**
- * @brief SPI BaudRate Prescaler
- */
- typedef enum
- {
- SPI_BAUDRATE_DIV_2 = 0x0000,
- SPI_BAUDRATE_DIV_4 = 0x0008,
- SPI_BAUDRATE_DIV_8 = 0x0010,
- SPI_BAUDRATE_DIV_16 = 0x0018,
- SPI_BAUDRATE_DIV_32 = 0x0020,
- SPI_BAUDRATE_DIV_64 = 0x0028,
- SPI_BAUDRATE_DIV_128 = 0x0030,
- SPI_BAUDRATE_DIV_256 = 0x0038,
- } SPI_BAUDRATE_DIV_T;
- /**
- * @brief SPI MSB LSB transmission
- */
- typedef enum
- {
- SPI_FIRSTBIT_MSB = 0x0000,
- SPI_FIRSTBIT_LSB = 0x0080
- } SPI_FIRSTBIT_T;
- /**
- * @brief I2S Mode
- */
- typedef enum
- {
- I2S_MODE_SLAVE_TX = 0x0000,
- I2S_MODE_SLAVE_RX = 0x0100,
- I2S_MODE_MASTER_TX = 0x0200,
- I2S_MODE_MASTER_RX = 0x0300
- } I2S_MODE_T;
- /**
- * @brief I2S Standard
- */
- typedef enum
- {
- I2S_STANDARD_PHILLIPS = 0x0000,
- I2S_STANDARD_MSB = 0x0010,
- I2S_STANDARD_LSB = 0x0020,
- I2S_STANDARD_PCMSHORT = 0x0030,
- I2S_STANDARD_PCMLONG = 0x00B0
- } I2S_STANDARD_T;
- /**
- * @brief I2S data length
- */
- typedef enum
- {
- I2S_DATA_LENGHT_16B = 0x0000,
- I2S_DATA_LENGHT_16BEX = 0x0001,
- I2S_DATA_LENGHT_24B = 0x0003,
- I2S_DATA_LENGHT_32B = 0x0005,
- } I2S_DATA_LENGTH_T;
- /**
- * @brief I2S_MCLK_Output
- */
- typedef enum
- {
- I2S_MCLK_OUTPUT_DISABLE = 0x0000,
- I2S_MCLK_OUTPUT_ENABLE = 0x0200,
- } I2S_MCLK_OUTPUT_T;
- /**
- * @brief I2S Audio divider
- */
- typedef enum
- {
- I2S_AUDIO_DIV_192K = 192000,
- I2S_AUDIO_DIV_96K = 96000,
- I2S_AUDIO_DIV_48K = 48000,
- I2S_AUDIO_DIV_44K = 44100,
- I2S_AUDIO_DIV_32K = 32000,
- I2S_AUDIO_DIV_22K = 22050,
- I2S_AUDIO_DIV_16K = 16000,
- I2S_AUDIO_DIV_11K = 11025,
- I2S_AUDIO_DIV_8K = 8000,
- I2S_AUDIO_DIV_DEFAULT = 2
- } I2S_AUDIO_DIV_T;
- /**
- * @brief I2S Clock Polarity
- */
- typedef enum
- {
- I2S_CLKPOL_LOW = 0x0000,
- I2S_CLKPOL_HIGH = 0x0008
- } I2S_CLKPOL_T;
- /**
- * @brief SPI Direction select
- */
- typedef enum
- {
- SPI_DIRECTION_RX = 0xBFFF,
- SPI_DIRECTION_TX = 0x4000
- } SPI_DIRECTION_SELECT_T;
- /**
- * @brief SPI interrupts definition
- */
- typedef enum
- {
- SPI_I2S_INT_TXBE = 0x8002,
- SPI_I2S_INT_RXBNE = 0x4001,
- SPI_I2S_INT_ERR = 0x2000,
- SPI_I2S_INT_OVR = 0x2040,
- SPI_INT_CRCE = 0x2010,
- SPI_INT_ME = 0x2020,
- I2S_INT_UDR = 0x2008
- } SPI_I2S_INT_T;
- /**
- * @brief SPI flags definition
- */
- typedef enum
- {
- SPI_FLAG_RXBNE = 0x0001,
- SPI_FLAG_TXBE = 0x0002,
- I2S_FLAG_SCHDIR = 0x0004,
- I2S_FLAG_UDR = 0x0008,
- SPI_FLAG_CRCE = 0x0010,
- SPI_FLAG_ME = 0x0020,
- SPI_FLAG_OVR = 0x0040,
- SPI_FLAG_BSY = 0x0080
- } SPI_FLAG_T;
- /**
- * @brief SPI I2S DMA requests
- */
- typedef enum
- {
- SPI_I2S_DMA_REQ_TX = 0x0002,
- SPI_I2S_DMA_REQ_RX = 0x0001
- } SPI_I2S_DMA_REQ_T;
- /**@} end of group SPI_Enumerations*/
- /** @addtogroup SPI_Structures Structures
- @{
- */
- /**
- * @brief SPI Config structure definition
- */
- typedef struct
- {
- SPI_MODE_T mode;
- SPI_DATA_LENGTH_T length;
- SPI_CLKPHA_T phase;
- SPI_CLKPOL_T polarity;
- SPI_NSS_T nss;
- SPI_FIRSTBIT_T firstBit;
- SPI_DIRECTION_T direction;
- SPI_BAUDRATE_DIV_T baudrateDiv;
- uint16_t crcPolynomial;
- } SPI_Config_T;
- /**
- * @brief I2S Config structure definition
- */
- typedef struct
- {
- I2S_MODE_T mode;
- I2S_STANDARD_T standard;
- I2S_DATA_LENGTH_T length;
- I2S_MCLK_OUTPUT_T MCLKOutput;
- I2S_AUDIO_DIV_T audioDiv;
- I2S_CLKPOL_T polarity;
- } I2S_Config_T;
- /**@} end of group SPI_Structures */
- /** @defgroup SPI_Functions Functions
- @{
- */
- /* Reset and Configuration */
- void SPI_I2S_Reset(SPI_T* spi);
- void SPI_Config(SPI_T* spi, SPI_Config_T* spiConfig);
- void I2S_Config(SPI_T* spi, I2S_Config_T* i2sConfig);
- void SPI_ConfigStructInit(SPI_Config_T* spiConfig);
- void I2S_ConfigStructInit(I2S_Config_T* i2sConfig);
- void SPI_Enable(SPI_T* spi);
- void SPI_Disable(SPI_T* spi);
- void I2S_Enable(SPI_T* spi);
- void I2S_Disable(SPI_T* spi);
- void SPI_I2S_TxData(SPI_T* spi, uint16_t data);
- uint16_t SPI_I2S_RxData(SPI_T* spi);
- void SPI_SetSoftwareNSS(SPI_T* spi);
- void SPI_ResetSoftwareNSS(SPI_T* spi);
- void SPI_EnableSSOutput(SPI_T* spi);
- void SPI_DisableSSOutput(SPI_T* spi);
- void SPI_ConfigDataSize(SPI_T* spi, SPI_DATA_LENGTH_T length);
- /* DMA */
- void SPI_I2S_EnableDMA(SPI_T* spi, SPI_I2S_DMA_REQ_T dmaReq);
- void SPI_I2S_DisableDMA(SPI_T* spi, SPI_I2S_DMA_REQ_T dmaReq);
- /* CRC */
- void SPI_TxCRC(SPI_T* spi);
- void SPI_EnableCRC(SPI_T* spi);
- void SPI_DisableCRC(SPI_T* spi);
- uint16_t SPI_ReadTxCRC(SPI_T* spi);
- uint16_t SPI_ReadRxCRC(SPI_T* spi);
- uint16_t SPI_ReadCRCPolynomial(SPI_T* spi);
- void SPI_ConfigBiDirectionalLine(SPI_T* spi, SPI_DIRECTION_SELECT_T direction);
- /* Interrupts and flag */
- void SPI_I2S_EnableInterrupt(SPI_T* spi, SPI_I2S_INT_T interrupt);
- void SPI_I2S_DisableInterrupt(SPI_T* spi, SPI_I2S_INT_T interrupt);
- uint8_t SPI_I2S_ReadStatusFlag(SPI_T* spi, SPI_FLAG_T flag);
- void SPI_I2S_ClearStatusFlag(SPI_T* spi, SPI_FLAG_T flag);
- uint8_t SPI_I2S_ReadIntFlag(SPI_T* spi, SPI_I2S_INT_T flag);
- void SPI_I2S_ClearIntFlag(SPI_T* spi, SPI_I2S_INT_T flag);
- /**@} end of group SPI_Functions */
- /**@} end of group SPI_Driver */
- /**@} end of group APM32F10x_StdPeriphDriver */
- #ifdef __cplusplus
- }
- #endif
- #endif /* __APM32F10X_SPI_H */
|