flash_rtt_enet.ld 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330
  1. /*
  2. * Copyright 2021-2023 HPMicro
  3. * SPDX-License-Identifier: BSD-3-Clause
  4. */
  5. ENTRY(_start)
  6. STACK_SIZE = DEFINED(_stack_size) ? _stack_size : 0x4000;
  7. HEAP_SIZE = DEFINED(_heap_size) ? _heap_size : 256K;
  8. FLASH_SIZE = DEFINED(_flash_size) ? _flash_size : 16M;
  9. NONCACHEABLE_SIZE = DEFINED(_noncacheable_size) ? _noncacheable_size : 256K;
  10. SDRAM_SIZE = DEFINED(_sdram_size) ? _sdram_size : 32M;
  11. MEMORY
  12. {
  13. XPI0 (rx) : ORIGIN = 0x80000000, LENGTH = FLASH_SIZE
  14. ILM (wx) : ORIGIN = 0, LENGTH = 256K
  15. DLM (w) : ORIGIN = 0x80000, LENGTH = 256K
  16. AXI_SRAM (wx) : ORIGIN = 0x1080000, LENGTH = 1280K
  17. NONCACHEABLE_RAM (wx) : ORIGIN = 0x11C0000, LENGTH = NONCACHEABLE_SIZE
  18. SDRAM (wx) : ORIGIN = 0x40000000, LENGTH = SDRAM_SIZE
  19. AHB_SRAM (w) : ORIGIN = 0xF0300000, LENGTH = 32k
  20. APB_SRAM (w): ORIGIN = 0xF40F0000, LENGTH = 8k
  21. }
  22. __nor_cfg_option_load_addr__ = ORIGIN(XPI0) + 0x400;
  23. __boot_header_load_addr__ = ORIGIN(XPI0) + 0x1000;
  24. __app_load_addr__ = ORIGIN(XPI0) + 0x3000;
  25. __boot_header_length__ = __boot_header_end__ - __boot_header_start__;
  26. __app_offset__ = __app_load_addr__ - __boot_header_load_addr__;
  27. SECTIONS
  28. {
  29. .nor_cfg_option __nor_cfg_option_load_addr__ : {
  30. KEEP(*(.nor_cfg_option))
  31. } > XPI0
  32. .boot_header __boot_header_load_addr__ : {
  33. __boot_header_start__ = .;
  34. KEEP(*(.boot_header))
  35. KEEP(*(.fw_info_table))
  36. KEEP(*(.dc_info))
  37. __boot_header_end__ = .;
  38. } > XPI0
  39. .start __app_load_addr__ : {
  40. . = ALIGN(8);
  41. KEEP(*(.start))
  42. } > XPI0
  43. __vector_load_addr__ = ADDR(.start) + SIZEOF(.start);
  44. .vectors : AT(__vector_load_addr__) {
  45. . = ALIGN(8);
  46. __vector_ram_start__ = .;
  47. KEEP(*(.vector_table))
  48. KEEP(*(.isr_vector))
  49. . = ALIGN(8);
  50. __vector_ram_end__ = .;
  51. } > AXI_SRAM
  52. .fast : AT(etext + __data_end__ - __tdata_start__) {
  53. . = ALIGN(8);
  54. __ramfunc_start__ = .;
  55. *(.fast)
  56. /* RT-Thread Core Start */
  57. KEEP(*context_gcc.o(.text* .rodata*))
  58. KEEP(*port*.o (.text .text* .rodata .rodata*))
  59. KEEP(*interrupt_gcc.o (.text .text* .rodata .rodata*))
  60. KEEP(*trap_common.o (.text .text* .rodata .rodata*))
  61. KEEP(*irq.o (.text .text* .rodata .rodata*))
  62. KEEP(*clock.o (.text .text* .rodata .rodata*))
  63. KEEP(*kservice.o (.text .text* .rodata .rodata*))
  64. KEEP(*scheduler*.o (.text .text* .rodata .rodata*))
  65. KEEP(*trap*.o (.text .text* .rodata .rodata*))
  66. KEEP(*idle.o (.text .text* .rodata .rodata*))
  67. KEEP(*ipc.o (.text .text* .rodata .rodata*))
  68. KEEP(*slab.o (.text .text* .rodata .rodata*))
  69. KEEP(*thread.o (.text .text* .rodata .rodata*))
  70. KEEP(*object.o (.text .text* .rodata .rodata*))
  71. KEEP(*timer.o (.text .text* .rodata .rodata*))
  72. KEEP(*mem.o (.text .text* .rodata .rodata*))
  73. KEEP(*memheap.o (.text .text* .rodata .rodata*))
  74. KEEP(*mempool.o (.text .text* .rodata .rodata*))
  75. /* RT-Thread Core End */
  76. /* HPMicro Driver Wrapper */
  77. KEEP(*drv_*.o (.text .text* .rodata .rodata*))
  78. KEEP(*api_lib*.o (.text .text* .rodata .rodata*))
  79. KEEP(*api_msg*.o (.text .text* .rodata .rodata*))
  80. KEEP(*if_api*.o (.text .text* .rodata .rodata*))
  81. KEEP(*netbuf*.o (.text .text* .rodata .rodata*))
  82. KEEP(*netdb*.o (.text .text* .rodata .rodata*))
  83. KEEP(*netifapi*.o (.text .text* .rodata .rodata*))
  84. KEEP(*sockets*.o (.text .text* .rodata .rodata*))
  85. KEEP(*tcpip*.o (.text .text* .rodata .rodata*))
  86. KEEP(*inet_chksum*.o (.text .text* .rodata .rodata*))
  87. KEEP(*ip*.o (.text .text* .rodata .rodata*))
  88. KEEP(*memp*.o (.text .text* .rodata .rodata*))
  89. KEEP(*netif*.o (.text .text* .rodata .rodata*))
  90. KEEP(*pbuf*.o (.text .text* .rodata .rodata*))
  91. KEEP(*tcp_in*.o (.text .text* .rodata .rodata*))
  92. KEEP(*tcp_out*.o (.text .text* .rodata .rodata*))
  93. KEEP(*tcp*.o (.text .text* .rodata .rodata*))
  94. KEEP(*ethernet*.o (.text .text* .rodata .rodata*))
  95. KEEP(*ethernetif*.o (.text .text* .rodata .rodata*))
  96. . = ALIGN(8);
  97. __ramfunc_end__ = .;
  98. } > AXI_SRAM
  99. .fast_ram (NOLOAD) : {
  100. KEEP(*(.fast_ram))
  101. } > DLM
  102. .text (__vector_load_addr__ + __vector_ram_end__ - __vector_ram_start__) : {
  103. . = ALIGN(8);
  104. *(.text)
  105. *(.text*)
  106. *(.rodata)
  107. *(.rodata*)
  108. *(.srodata)
  109. *(.srodata*)
  110. *(.hash)
  111. *(.dyn*)
  112. *(.gnu*)
  113. *(.pl*)
  114. KEEP(*(.eh_frame))
  115. *(.eh_frame*)
  116. KEEP (*(.init))
  117. KEEP (*(.fini))
  118. . = ALIGN(8);
  119. /*********************************************
  120. *
  121. * RT-Thread related sections - Start
  122. *
  123. *********************************************/
  124. /* section information for finsh shell */
  125. . = ALIGN(4);
  126. __fsymtab_start = .;
  127. KEEP(*(FSymTab))
  128. __fsymtab_end = .;
  129. . = ALIGN(4);
  130. __vsymtab_start = .;
  131. KEEP(*(VSymTab))
  132. __vsymtab_end = .;
  133. . = ALIGN(4);
  134. . = ALIGN(4);
  135. __rt_init_start = .;
  136. KEEP(*(SORT(.rti_fn*)))
  137. __rt_init_end = .;
  138. . = ALIGN(4);
  139. /* section information for modules */
  140. . = ALIGN(4);
  141. __rtmsymtab_start = .;
  142. KEEP(*(RTMSymTab))
  143. __rtmsymtab_end = .;
  144. /* RT-Thread related sections - end */
  145. /* section information for usbh class */
  146. . = ALIGN(8);
  147. __usbh_class_info_start__ = .;
  148. KEEP(*(.usbh_class_info))
  149. __usbh_class_info_end__ = .;
  150. } > XPI0
  151. .rel : {
  152. KEEP(*(.rel*))
  153. } > XPI0
  154. PROVIDE (__etext = .);
  155. PROVIDE (_etext = .);
  156. PROVIDE (etext = .);
  157. .bss(NOLOAD) : {
  158. . = ALIGN(8);
  159. __bss_start__ = .;
  160. *(.bss)
  161. *(.bss*)
  162. *(.sbss*)
  163. *(.scommon)
  164. *(.scommon*)
  165. *(.dynsbss*)
  166. *(COMMON)
  167. . = ALIGN(8);
  168. _end = .;
  169. __bss_end__ = .;
  170. } > AXI_SRAM
  171. /* Note: the .tbss and .tdata section should be adjacent */
  172. .tbss(NOLOAD) : {
  173. . = ALIGN(8);
  174. __tbss_start__ = .;
  175. *(.tbss*)
  176. *(.tcommon*)
  177. _end = .;
  178. __tbss_end__ = .;
  179. } > AXI_SRAM
  180. .tdata : AT(etext) {
  181. . = ALIGN(8);
  182. __tdata_start__ = .;
  183. __thread_pointer = .;
  184. *(.tdata)
  185. *(.tdata*)
  186. . = ALIGN(8);
  187. __tdata_end__ = .;
  188. } > AXI_SRAM
  189. .data : AT(etext + __tdata_end__ - __tdata_start__) {
  190. . = ALIGN(8);
  191. __data_start__ = .;
  192. __global_pointer$ = . + 0x800;
  193. *(.data)
  194. *(.data*)
  195. *(.sdata)
  196. *(.sdata*)
  197. KEEP(*(.jcr))
  198. KEEP(*(.dynamic))
  199. KEEP(*(.got*))
  200. KEEP(*(.got))
  201. KEEP(*(.gcc_except_table))
  202. KEEP(*(.gcc_except_table.*))
  203. . = ALIGN(8);
  204. PROVIDE(__preinit_array_start = .);
  205. KEEP(*(.preinit_array))
  206. PROVIDE(__preinit_array_end = .);
  207. . = ALIGN(8);
  208. PROVIDE(__init_array_start = .);
  209. KEEP(*(SORT_BY_INIT_PRIORITY(.init_array.*)))
  210. KEEP(*(.init_array))
  211. PROVIDE(__init_array_end = .);
  212. . = ALIGN(8);
  213. PROVIDE(__finit_array_start = .);
  214. KEEP(*(SORT_BY_INIT_PRIORITY(.finit_array.*)))
  215. KEEP(*(.finit_array))
  216. PROVIDE(__finit_array_end = .);
  217. . = ALIGN(8);
  218. PROVIDE(__ctors_start__ = .);
  219. KEEP(*crtbegin*.o(.ctors))
  220. KEEP(*(EXCLUDE_FILE (*crtend*.o) .ctors))
  221. KEEP(*(SORT(.ctors.*)))
  222. KEEP(*(.ctors))
  223. PROVIDE(__ctors_end__ = .);
  224. . = ALIGN(8);
  225. KEEP(*crtbegin*.o(.dtors))
  226. KEEP(*(EXCLUDE_FILE (*crtend*.o) .dtors))
  227. KEEP(*(SORT(.dtors.*)))
  228. KEEP(*(.dtors))
  229. . = ALIGN(8);
  230. __data_end__ = .;
  231. PROVIDE (__edata = .);
  232. PROVIDE (_edata = .);
  233. PROVIDE (edata = .);
  234. } > AXI_SRAM
  235. __fw_size__ = __data_end__ - __tdata_start__ + etext - __app_load_addr__;
  236. .heap(NOLOAD) : {
  237. . = ALIGN(8);
  238. __heap_start__ = .;
  239. . += HEAP_SIZE;
  240. __heap_end__ = .;
  241. } > AXI_SRAM
  242. .framebuffer (NOLOAD) : {
  243. . = ALIGN(8);
  244. KEEP(*(.framebuffer))
  245. . = ALIGN(8);
  246. } > AXI_SRAM
  247. .stack(NOLOAD) : {
  248. . = ALIGN(8);
  249. __stack_base__ = .;
  250. . += STACK_SIZE;
  251. . = ALIGN(8);
  252. PROVIDE (_stack = .);
  253. PROVIDE (_stack_in_dlm = .);
  254. PROVIDE( __rt_rvstack = . );
  255. } > AXI_SRAM
  256. .noncacheable.init : AT(etext + __data_end__ - __tdata_start__ + __ramfunc_end__ - __ramfunc_start__) {
  257. . = ALIGN(8);
  258. __noncacheable_init_start__ = .;
  259. KEEP(*(.noncacheable.init))
  260. __noncacheable_init_end__ = .;
  261. . = ALIGN(8);
  262. } > NONCACHEABLE_RAM
  263. .noncacheable.bss (NOLOAD) : {
  264. . = ALIGN(8);
  265. KEEP(*(.noncacheable))
  266. __noncacheable_bss_start__ = .;
  267. KEEP(*(.noncacheable.bss))
  268. __noncacheable_bss_end__ = .;
  269. . = ALIGN(8);
  270. } > NONCACHEABLE_RAM
  271. .ahb_sram (NOLOAD) : {
  272. KEEP(*(.ahb_sram))
  273. } > AHB_SRAM
  274. .apb_sram (NOLOAD) : {
  275. KEEP(*(.backup_sram))
  276. } > APB_SRAM
  277. __noncacheable_start__ = ORIGIN(NONCACHEABLE_RAM);
  278. __noncacheable_end__ = ORIGIN(NONCACHEABLE_RAM) + LENGTH(NONCACHEABLE_RAM);
  279. .sdram (NOLOAD) : {
  280. . = ALIGN(8);
  281. __sdram_start__ = .;
  282. . += SDRAM_SIZE;
  283. __sdram_end__ = .;
  284. } > SDRAM
  285. }