board.h 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-5 SummerGift first version
  9. */
  10. #ifndef __BOARD_H__
  11. #define __BOARD_H__
  12. #include <stm32f1xx.h>
  13. #ifdef __cplusplus
  14. extern "C" {
  15. #endif
  16. #define STM32_FLASH_START_ADRESS ((uint32_t)0x08000000)
  17. #define STM32_FLASH_SIZE (512 * 1024)
  18. #define STM32_FLASH_END_ADDRESS ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
  19. /* Internal SRAM memory size[Kbytes] <8-64>, Default: 64*/
  20. #define STM32_SRAM_SIZE 64
  21. #define STM32_SRAM_END (0x20000000 + STM32_SRAM_SIZE * 1024)
  22. #if defined(__ARMCC_VERSION)
  23. extern int Image$$RW_IRAM1$$ZI$$Limit;
  24. #define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
  25. #elif __ICCARM__
  26. #pragma section="CSTACK"
  27. #define HEAP_BEGIN (__segment_end("CSTACK"))
  28. #else
  29. extern int __bss_end;
  30. #define HEAP_BEGIN ((void *)&__bss_end)
  31. #endif
  32. #define HEAP_END STM32_SRAM_END
  33. void SystemClock_Config(void);
  34. #ifdef __cplusplus
  35. }
  36. #endif
  37. #endif /* __BOARD_H__ */