board.h 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-5 SummerGift first version
  9. * 2019-04-09 WillianChan add stm32f103-dofly-M3S BSP
  10. */
  11. #ifndef __BOARD_H__
  12. #define __BOARD_H__
  13. #include <stm32f1xx.h>
  14. #ifdef __cplusplus
  15. extern "C" {
  16. #endif
  17. #define STM32_FLASH_START_ADRESS ((uint32_t)0x08000000)
  18. #define STM32_FLASH_SIZE (512 * 1024)
  19. #define STM32_FLASH_END_ADDRESS ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
  20. /* Internal SRAM memory size[Kbytes] <8-64>, Default: 64*/
  21. #define STM32_SRAM_SIZE 64
  22. #define STM32_SRAM_END (0x20000000 + STM32_SRAM_SIZE * 1024)
  23. #if defined(__ARMCC_VERSION)
  24. extern int Image$$RW_IRAM1$$ZI$$Limit;
  25. #define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
  26. #elif __ICCARM__
  27. #pragma section="CSTACK"
  28. #define HEAP_BEGIN (__segment_end("CSTACK"))
  29. #else
  30. extern int __bss_end;
  31. #define HEAP_BEGIN ((void *)&__bss_end)
  32. #endif
  33. #define HEAP_END STM32_SRAM_END
  34. void SystemClock_Config(void);
  35. #ifdef __cplusplus
  36. }
  37. #endif
  38. #endif /* __BOARD_H__ */