1
0

board.c 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-06 SummerGift first version
  9. */
  10. #include <board.h>
  11. #include <drv_common.h>
  12. /**
  13. * @brief System Clock Configuration
  14. * @retval None
  15. */
  16. void SystemClock_Config(void)
  17. {
  18. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  19. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  20. /** Configure the main internal regulator output voltage
  21. */
  22. __HAL_RCC_PWR_CLK_ENABLE();
  23. __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  24. /** Initializes the CPU, AHB and APB busses clocks
  25. */
  26. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  27. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  28. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  29. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  30. RCC_OscInitStruct.PLL.PLLM = 6;
  31. RCC_OscInitStruct.PLL.PLLN = 180;
  32. RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  33. RCC_OscInitStruct.PLL.PLLQ = 8;
  34. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  35. {
  36. Error_Handler();
  37. }
  38. /** Activate the Over-Drive mode
  39. */
  40. if (HAL_PWREx_EnableOverDrive() != HAL_OK)
  41. {
  42. Error_Handler();
  43. }
  44. /** Initializes the CPU, AHB and APB busses clocks
  45. */
  46. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  47. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  48. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  49. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  50. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  51. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  52. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
  53. {
  54. Error_Handler();
  55. }
  56. }