at91_pio.h 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /*
  2. * File : at91_pio.h
  3. * This file is part of RT-Thread RTOS
  4. * COPYRIGHT (C) 2006, RT-Thread Develop Team
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along
  17. * with this program; if not, write to the Free Software Foundation, Inc.,
  18. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  19. *
  20. * Change Logs:
  21. * Date Author Notes
  22. * 2011-01-13 weety first version
  23. */
  24. #ifndef AT91_PIO_H
  25. #define AT91_PIO_H
  26. #ifdef __cplusplus
  27. extern "C" {
  28. #endif
  29. #define PIO_PER 0x00 /* Enable Register */
  30. #define PIO_PDR 0x04 /* Disable Register */
  31. #define PIO_PSR 0x08 /* Status Register */
  32. #define PIO_OER 0x10 /* Output Enable Register */
  33. #define PIO_ODR 0x14 /* Output Disable Register */
  34. #define PIO_OSR 0x18 /* Output Status Register */
  35. #define PIO_IFER 0x20 /* Glitch Input Filter Enable */
  36. #define PIO_IFDR 0x24 /* Glitch Input Filter Disable */
  37. #define PIO_IFSR 0x28 /* Glitch Input Filter Status */
  38. #define PIO_SODR 0x30 /* Set Output Data Register */
  39. #define PIO_CODR 0x34 /* Clear Output Data Register */
  40. #define PIO_ODSR 0x38 /* Output Data Status Register */
  41. #define PIO_PDSR 0x3c /* Pin Data Status Register */
  42. #define PIO_IER 0x40 /* Interrupt Enable Register */
  43. #define PIO_IDR 0x44 /* Interrupt Disable Register */
  44. #define PIO_IMR 0x48 /* Interrupt Mask Register */
  45. #define PIO_ISR 0x4c /* Interrupt Status Register */
  46. #define PIO_MDER 0x50 /* Multi-driver Enable Register */
  47. #define PIO_MDDR 0x54 /* Multi-driver Disable Register */
  48. #define PIO_MDSR 0x58 /* Multi-driver Status Register */
  49. #define PIO_PUDR 0x60 /* Pull-up Disable Register */
  50. #define PIO_PUER 0x64 /* Pull-up Enable Register */
  51. #define PIO_PUSR 0x68 /* Pull-up Status Register */
  52. #define PIO_ASR 0x70 /* Peripheral A Select Register */
  53. #define PIO_BSR 0x74 /* Peripheral B Select Register */
  54. #define PIO_ABSR 0x78 /* AB Status Register */
  55. #define PIO_OWER 0xa0 /* Output Write Enable Register */
  56. #define PIO_OWDR 0xa4 /* Output Write Disable Register */
  57. #define PIO_OWSR 0xa8 /* Output Write Status Register */
  58. #ifdef __cplusplus
  59. }
  60. #endif
  61. #endif