rtconfig.py 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. import os
  2. # toolchains options
  3. ARCH='arm'
  4. CPU='cortex-m3'
  5. CROSS_TOOL='keil'
  6. if os.getenv('RTT_CC'):
  7. CROSS_TOOL = os.getenv('RTT_CC')
  8. if CROSS_TOOL == 'gcc':
  9. PLATFORM = 'gcc'
  10. EXEC_PATH = 'C:/Program Files (x86)/CodeSourcery/Sourcery G++ Lite/bin'
  11. elif CROSS_TOOL == 'keil':
  12. PLATFORM = 'armcc'
  13. EXEC_PATH = 'C:/Keil'
  14. elif CROSS_TOOL == 'iar':
  15. PLATFORM = 'iar'
  16. EXEC_PATH = 'C:/Program Files/IAR Systems/Embedded Workbench 6.0 Evaluation'
  17. if os.getenv('RTT_EXEC_PATH'):
  18. EXEC_PATH = os.getenv('RTT_EXEC_PATH')
  19. BUILD = 'debug'
  20. if PLATFORM == 'gcc':
  21. # toolchains
  22. PREFIX = 'arm-none-eabi-'
  23. CC = PREFIX + 'gcc'
  24. CXX = PREFIX + 'g++'
  25. AS = PREFIX + 'gcc'
  26. AR = PREFIX + 'ar'
  27. LINK = PREFIX + 'gcc'
  28. TARGET_EXT = 'elf'
  29. SIZE = PREFIX + 'size'
  30. OBJDUMP = PREFIX + 'objdump'
  31. OBJCPY = PREFIX + 'objcopy'
  32. DEVICE = ' -mcpu=cortex-m3 -mthumb'
  33. CFLAGS = DEVICE
  34. CXXFLAGS = CFLAGS
  35. AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp'
  36. LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rtthread-lpc17xx.map,-cref,-u,Reset_Handler -T rtthread-lpc17xx.ld'
  37. CPATH = ''
  38. LPATH = ''
  39. if BUILD == 'debug':
  40. CFLAGS += ' -O0 -gdwarf-2'
  41. AFLAGS += ' -gdwarf-2'
  42. else:
  43. CFLAGS += ' -O2'
  44. POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
  45. elif PLATFORM == 'armcc':
  46. # toolchains
  47. CC = 'armcc'
  48. CXX = 'armcc'
  49. AS = 'armasm'
  50. AR = 'armar'
  51. LINK = 'armlink'
  52. TARGET_EXT = 'axf'
  53. DEVICE = ' --device DARMP1'
  54. CFLAGS = DEVICE + ' --apcs=interwork'
  55. AFLAGS = DEVICE
  56. LFLAGS = DEVICE + ' --info sizes --info totals --info unused --info veneers --list rtthread-lpc17xx.map --scatter rtthread-lpc17xx.sct'
  57. CFLAGS += ' -I' + EXEC_PATH + '/ARM/RV31/INC'
  58. CXXFLAGS = CFLAGS
  59. LFLAGS += ' --libpath ' + EXEC_PATH + '/ARM/RV31/LIB'
  60. EXEC_PATH += '/arm/bin40/'
  61. if BUILD == 'debug':
  62. CFLAGS += ' -g -O0'
  63. AFLAGS += ' -g'
  64. else:
  65. CFLAGS += ' -O2'
  66. POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
  67. elif PLATFORM == 'iar':
  68. # toolchains
  69. CC = 'iccarm'
  70. AS = 'iasmarm'
  71. AR = 'iarchive'
  72. LINK = 'ilinkarm'
  73. TARGET_EXT = 'out'
  74. DEVICE = ' --thumb'
  75. CFLAGS = DEVICE
  76. CFLAGS += ' --diag_suppress Pa050'
  77. CFLAGS += ' --no_cse'
  78. CFLAGS += ' --no_unroll'
  79. CFLAGS += ' --no_inline'
  80. CFLAGS += ' --no_code_motion'
  81. CFLAGS += ' --no_tbaa'
  82. CFLAGS += ' --no_clustering'
  83. CFLAGS += ' --no_scheduling'
  84. CFLAGS += ' --debug'
  85. CFLAGS += ' --endian=little'
  86. CFLAGS += ' --cpu=Cortex-M3'
  87. CFLAGS += ' -e'
  88. CFLAGS += ' --fpu=None'
  89. CFLAGS += ' --dlib_config "' + EXEC_PATH + '/arm/INC/c/DLib_Config_Normal.h"'
  90. CFLAGS += ' -Ol'
  91. CFLAGS += ' --use_c++_inline'
  92. AFLAGS = ''
  93. AFLAGS += ' -s+'
  94. AFLAGS += ' -w+'
  95. AFLAGS += ' -r'
  96. AFLAGS += ' --cpu Cortex-M3'
  97. AFLAGS += ' --fpu None'
  98. LFLAGS = ' --config rtthread-lpc17xx.icf'
  99. LFLAGS += ' --semihosting'
  100. LFLAGS += ' --entry __iar_program_start'
  101. EXEC_PATH = EXEC_PATH + '/arm/bin/'
  102. RT_USING_MINILIBC = False
  103. POST_ACTION = ''