mii.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /*
  2. * File : mii.h
  3. * This file is part of RT-Thread RTOS
  4. * COPYRIGHT (C) chinesebear
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along
  17. * with this program; if not, write to the Free Software Foundation, Inc.,
  18. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  19. *
  20. * Change Logs:
  21. * Date Author Notes
  22. * 2017-08-24 chinesebear first version
  23. */
  24. #ifndef __MII_H__
  25. #define __MII_H__
  26. /* Generic MII registers. */
  27. #include "synopGMAC_types.h"
  28. #define MII_BMCR 0x00 /* Basic mode control register */
  29. #define MII_BMSR 0x01 /* Basic mode status register */
  30. #define MII_PHYSID1 0x02 /* PHYS ID 1 */
  31. #define MII_PHYSID2 0x03 /* PHYS ID 2 */
  32. #define MII_ADVERTISE 0x04 /* Advertisement control reg */
  33. #define MII_LPA 0x05 /* Link partner ability reg */
  34. #define MII_EXPANSION 0x06 /* Expansion register */
  35. #define MII_CTRL1000 0x09 /* 1000BASE-T control */
  36. #define MII_STAT1000 0x0a /* 1000BASE-T status */
  37. #define MII_ESTATUS 0x0f /* Extended Status */
  38. #define MII_DCOUNTER 0x12 /* Disconnect counter */
  39. #define MII_FCSCOUNTER 0x13 /* False carrier counter */
  40. #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
  41. #define MII_RERRCOUNTER 0x15 /* Receive error counter */
  42. #define MII_SREVISION 0x16 /* Silicon revision */
  43. #define MII_RESV1 0x17 /* Reserved... */
  44. #define MII_LBRERROR 0x18 /* Lpback, rx, bypass error */
  45. #define MII_PHYADDR 0x19 /* PHY address */
  46. #define MII_RESV2 0x1a /* Reserved... */
  47. #define MII_TPISTATUS 0x1b /* TPI status for 10mbps */
  48. #define MII_NCONFIG 0x1c /* Network interface config */
  49. /* Basic mode control register. */
  50. #define BMCR_RESV 0x003f /* Unused... */
  51. #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
  52. #define BMCR_CTST 0x0080 /* Collision test */
  53. #define BMCR_FULLDPLX 0x0100 /* Full duplex */
  54. #define BMCR_ANRESTART 0x0200 /* Auto negotiation restart */
  55. #define BMCR_ISOLATE 0x0400 /* Disconnect DP83840 from MII */
  56. #define BMCR_PDOWN 0x0800 /* Powerdown the DP83840 */
  57. #define BMCR_ANENABLE 0x1000 /* Enable auto negotiation */
  58. #define BMCR_SPEED100 0x2000 /* Select 100Mbps */
  59. #define BMCR_LOOPBACK 0x4000 /* TXD loopback bits */
  60. #define BMCR_RESET 0x8000 /* Reset the DP83840 */
  61. /* Basic mode status register. */
  62. #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
  63. #define BMSR_JCD 0x0002 /* Jabber detected */
  64. #define BMSR_LSTATUS 0x0004 /* Link status */
  65. #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
  66. #define BMSR_RFAULT 0x0010 /* Remote fault detected */
  67. #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
  68. #define BMSR_RESV 0x00c0 /* Unused... */
  69. #define BMSR_ESTATEN 0x0100 /* Extended Status in R15 */
  70. #define BMSR_100FULL2 0x0200 /* Can do 100BASE-T2 HDX */
  71. #define BMSR_100HALF2 0x0400 /* Can do 100BASE-T2 FDX */
  72. #define BMSR_10HALF 0x0800 /* Can do 10mbps, half-duplex */
  73. #define BMSR_10FULL 0x1000 /* Can do 10mbps, full-duplex */
  74. #define BMSR_100HALF 0x2000 /* Can do 100mbps, half-duplex */
  75. #define BMSR_100FULL 0x4000 /* Can do 100mbps, full-duplex */
  76. #define BMSR_100BASE4 0x8000 /* Can do 100mbps, 4k packets */
  77. /* Advertisement control register. */
  78. #define ADVERTISE_SLCT 0x001f /* Selector bits */
  79. #define ADVERTISE_CSMA 0x0001 /* Only selector supported */
  80. #define ADVERTISE_10HALF 0x0020 /* Try for 10mbps half-duplex */
  81. #define ADVERTISE_1000XFULL 0x0020 /* Try for 1000BASE-X full-duplex */
  82. #define ADVERTISE_10FULL 0x0040 /* Try for 10mbps full-duplex */
  83. #define ADVERTISE_1000XHALF 0x0040 /* Try for 1000BASE-X half-duplex */
  84. #define ADVERTISE_100HALF 0x0080 /* Try for 100mbps half-duplex */
  85. #define ADVERTISE_1000XPAUSE 0x0080 /* Try for 1000BASE-X pause */
  86. #define ADVERTISE_100FULL 0x0100 /* Try for 100mbps full-duplex */
  87. #define ADVERTISE_1000XPSE_ASYM 0x0100 /* Try for 1000BASE-X asym pause */
  88. #define ADVERTISE_100BASE4 0x0200 /* Try for 100mbps 4k packets */
  89. #define ADVERTISE_PAUSE_CAP 0x0400 /* Try for pause */
  90. #define ADVERTISE_PAUSE_ASYM 0x0800 /* Try for asymetric pause */
  91. #define ADVERTISE_RESV 0x1000 /* Unused... */
  92. #define ADVERTISE_RFAULT 0x2000 /* Say we can detect faults */
  93. #define ADVERTISE_LPACK 0x4000 /* Ack link partners response */
  94. #define ADVERTISE_NPAGE 0x8000 /* Next page bit */
  95. #define ADVERTISE_FULL (ADVERTISE_100FULL | ADVERTISE_10FULL | \
  96. ADVERTISE_CSMA)
  97. #define ADVERTISE_ALL (ADVERTISE_10HALF | ADVERTISE_10FULL | \
  98. ADVERTISE_100HALF | ADVERTISE_100FULL)
  99. /* Indicates what features are advertised by the interface. */
  100. #define ADVERTISED_10baseT_Half (1 << 0)
  101. #define ADVERTISED_10baseT_Full (1 << 1)
  102. #define ADVERTISED_100baseT_Half (1 << 2)
  103. #define ADVERTISED_100baseT_Full (1 << 3)
  104. #define ADVERTISED_1000baseT_Half (1 << 4)
  105. #define ADVERTISED_1000baseT_Full (1 << 5)
  106. #define ADVERTISED_Autoneg (1 << 6)
  107. #define ADVERTISED_TP (1 << 7)
  108. #define ADVERTISED_AUI (1 << 8)
  109. #define ADVERTISED_MII (1 << 9)
  110. #define ADVERTISED_FIBRE (1 << 10)
  111. #define ADVERTISED_BNC (1 << 11)
  112. #define ADVERTISED_10000baseT_Full (1 << 12)
  113. #define ADVERTISED_Pause (1 << 13)
  114. #define ADVERTISED_Asym_Pause (1 << 14)
  115. /* Link partner ability register. */
  116. #define LPA_SLCT 0x001f /* Same as advertise selector */
  117. #define LPA_10HALF 0x0020 /* Can do 10mbps half-duplex */
  118. #define LPA_1000XFULL 0x0020 /* Can do 1000BASE-X full-duplex */
  119. #define LPA_10FULL 0x0040 /* Can do 10mbps full-duplex */
  120. #define LPA_1000XHALF 0x0040 /* Can do 1000BASE-X half-duplex */
  121. #define LPA_100HALF 0x0080 /* Can do 100mbps half-duplex */
  122. #define LPA_1000XPAUSE 0x0080 /* Can do 1000BASE-X pause */
  123. #define LPA_100FULL 0x0100 /* Can do 100mbps full-duplex */
  124. #define LPA_1000XPAUSE_ASYM 0x0100 /* Can do 1000BASE-X pause asym*/
  125. #define LPA_100BASE4 0x0200 /* Can do 100mbps 4k packets */
  126. #define LPA_PAUSE_CAP 0x0400 /* Can pause */
  127. #define LPA_PAUSE_ASYM 0x0800 /* Can pause asymetrically */
  128. #define LPA_RESV 0x1000 /* Unused... */
  129. #define LPA_RFAULT 0x2000 /* Link partner faulted */
  130. #define LPA_LPACK 0x4000 /* Link partner acked us */
  131. #define LPA_NPAGE 0x8000 /* Next page bit */
  132. #define LPA_DUPLEX (LPA_10FULL | LPA_100FULL)
  133. #define LPA_100 (LPA_100FULL | LPA_100HALF | LPA_100BASE4)
  134. /* Expansion register for auto-negotiation. */
  135. #define EXPANSION_NWAY 0x0001 /* Can do N-way auto-nego */
  136. #define EXPANSION_LCWP 0x0002 /* Got new RX page code word */
  137. #define EXPANSION_ENABLENPAGE 0x0004 /* This enables npage words */
  138. #define EXPANSION_NPCAPABLE 0x0008 /* Link partner supports npage */
  139. #define EXPANSION_MFAULTS 0x0010 /* Multiple faults detected */
  140. #define EXPANSION_RESV 0xffe0 /* Unused... */
  141. #define ESTATUS_1000_TFULL 0x2000 /* Can do 1000BT Full */
  142. #define ESTATUS_1000_THALF 0x1000 /* Can do 1000BT Half */
  143. /* N-way test register. */
  144. #define NWAYTEST_RESV1 0x00ff /* Unused... */
  145. #define NWAYTEST_LOOPBACK 0x0100 /* Enable loopback for N-way */
  146. #define NWAYTEST_RESV2 0xfe00 /* Unused... */
  147. /* 1000BASE-T Control register */
  148. #define ADVERTISE_1000FULL 0x0200 /* Advertise 1000BASE-T full duplex */
  149. #define ADVERTISE_1000HALF 0x0100 /* Advertise 1000BASE-T half duplex */
  150. /* 1000BASE-T Status register */
  151. #define LPA_1000LOCALRXOK 0x2000 /* Link partner local receiver status */
  152. #define LPA_1000REMRXOK 0x1000 /* Link partner remote receiver status */
  153. #define LPA_1000FULL 0x0800 /* Link partner 1000BASE-T full duplex */
  154. #define SUPPORTED_10baseT_Half (1 << 0)
  155. #define SUPPORTED_10baseT_Full (1 << 1)
  156. #define SUPPORTED_100baseT_Half (1 << 2)
  157. #define SUPPORTED_100baseT_Full (1 << 3)
  158. #define SUPPORTED_1000baseT_Half (1 << 4)
  159. #define SUPPORTED_1000baseT_Full (1 << 5)
  160. #define SUPPORTED_Autoneg (1 << 6)
  161. #define SUPPORTED_TP (1 << 7)
  162. #define SUPPORTED_AUI (1 << 8)
  163. #define SUPPORTED_MII (1 << 9)
  164. #define SUPPORTED_FIBRE (1 << 10)
  165. #define SUPPORTED_BNC (1 << 11)
  166. #define SUPPORTED_10000baseT_Full (1 << 12)
  167. #define SUPPORTED_Pause (1 << 13)
  168. #define SUPPORTED_Asym_Pause (1 << 14)
  169. /* Which connector port. */
  170. #define PORT_TP 0x00
  171. #define PORT_AUI 0x01
  172. #define PORT_MII 0x02
  173. #define PORT_FIBRE 0x03
  174. #define PORT_BNC 0x04
  175. /* Which transceiver to use. */
  176. #define XCVR_INTERNAL 0x00
  177. #define XCVR_EXTERNAL 0x01
  178. #define XCVR_DUMMY1 0x02
  179. #define XCVR_DUMMY2 0x03
  180. #define XCVR_DUMMY3 0x04
  181. #define AUTONEG_DISABLE 0x00
  182. #define AUTONEG_ENABLE 0x01
  183. #define SPEED_10 10
  184. #define SPEED_100 100
  185. #define SPEED_1000 1000
  186. #define SPEED_2500 2500
  187. #define SPEED_10000 10000
  188. #define DUPLEX_HALF 0x00
  189. #define DUPLEX_FULL 0x01
  190. struct ethtool_cmd {
  191. u32 cmd;
  192. u32 supported; /* Features this interface supports */
  193. u32 advertising; /* Features this interface advertises */
  194. u16 speed; /* The forced speed, 10Mb, 100Mb, gigabit */
  195. u8 duplex; /* Duplex, half or full */
  196. u8 port; /* Which connector port */
  197. u8 phy_address;
  198. u8 transceiver; /* Which transceiver to use */
  199. u8 autoneg; /* Enable or disable autonegotiation */
  200. u32 maxtxpkt; /* Tx pkts before generating tx int */
  201. u32 maxrxpkt; /* Rx pkts before generating rx int */
  202. u32 reserved[4];
  203. };
  204. struct mii_if_info {
  205. int phy_id;
  206. int advertising;
  207. int phy_id_mask;
  208. int reg_num_mask;
  209. unsigned int full_duplex : 1; /* is full duplex? */
  210. unsigned int force_media : 1; /* is autoneg. disabled? */
  211. unsigned int supports_gmii : 1; /* are GMII registers supported? */
  212. struct synopGMACNetworkAdapter *dev;
  213. int (*mdio_read) (struct synopGMACNetworkAdapter *dev, int phy_id, int location);
  214. void (*mdio_write) (struct synopGMACNetworkAdapter *dev, int phy_id, int location, int val);
  215. };
  216. #endif