1
0

drv_gpio.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883
  1. /*
  2. * File : drv_gpio.c
  3. * This file is part of RT-Thread RTOS
  4. * COPYRIGHT (C) 2015, RT-Thread Development Team
  5. *
  6. * The license and distribution terms for this file may be
  7. * found in the file LICENSE in this distribution or at
  8. * http://www.rt-thread.org/license/LICENSE
  9. *
  10. * Change Logs:
  11. * Date Author Notes
  12. * 2017-10-20 ZYH the first version
  13. * 2017-11-15 ZYH update to 3.0.0
  14. */
  15. #include <rthw.h>
  16. #include <rtdevice.h>
  17. #include <board.h>
  18. #include <rtthread.h>
  19. #ifdef RT_USING_PIN
  20. #define __STM32_PIN(index, gpio, gpio_index) {index, GPIO##gpio##_CLK_ENABLE, GPIO##gpio, GPIO_PIN_##gpio_index}
  21. #define __STM32_PIN_DEFAULT {-1, 0, 0, 0}
  22. static void GPIOA_CLK_ENABLE(void)
  23. {
  24. #ifdef __HAL_RCC_GPIOA_CLK_ENABLE
  25. __HAL_RCC_GPIOA_CLK_ENABLE();
  26. #endif
  27. }
  28. static void GPIOB_CLK_ENABLE(void)
  29. {
  30. #ifdef __HAL_RCC_GPIOB_CLK_ENABLE
  31. __HAL_RCC_GPIOB_CLK_ENABLE();
  32. #endif
  33. }
  34. #if (STM32F10X_PIN_NUMBERS >36)
  35. static void GPIOC_CLK_ENABLE(void)
  36. {
  37. #ifdef __HAL_RCC_GPIOC_CLK_ENABLE
  38. __HAL_RCC_GPIOC_CLK_ENABLE();
  39. #endif
  40. }
  41. #if (STM32F10X_PIN_NUMBERS >48)
  42. static void GPIOD_CLK_ENABLE(void)
  43. {
  44. #ifdef __HAL_RCC_GPIOD_CLK_ENABLE
  45. __HAL_RCC_GPIOD_CLK_ENABLE();
  46. #endif
  47. }
  48. #if (STM32F10X_PIN_NUMBERS >64)
  49. static void GPIOE_CLK_ENABLE(void)
  50. {
  51. #ifdef __HAL_RCC_GPIOE_CLK_ENABLE
  52. __HAL_RCC_GPIOE_CLK_ENABLE();
  53. #endif
  54. }
  55. #if (STM32F10X_PIN_NUMBERS >100)
  56. static void GPIOF_CLK_ENABLE(void)
  57. {
  58. #ifdef __HAL_RCC_GPIOF_CLK_ENABLE
  59. __HAL_RCC_GPIOF_CLK_ENABLE();
  60. #endif
  61. }
  62. static void GPIOG_CLK_ENABLE(void)
  63. {
  64. #ifdef __HAL_RCC_GPIOG_CLK_ENABLE
  65. __HAL_RCC_GPIOG_CLK_ENABLE();
  66. #endif
  67. }
  68. static void GPIOH_CLK_ENABLE(void)
  69. {
  70. #ifdef __HAL_RCC_GPIOH_CLK_ENABLE
  71. __HAL_RCC_GPIOH_CLK_ENABLE();
  72. #endif
  73. }
  74. #endif
  75. #endif
  76. #endif
  77. #endif
  78. /* STM32 GPIO driver */
  79. struct pin_index
  80. {
  81. int index;
  82. void (*rcc)(void);
  83. GPIO_TypeDef *gpio;
  84. uint32_t pin;
  85. };
  86. static const struct pin_index pins[] =
  87. {
  88. #if (STM32F10X_PIN_NUMBERS == 36)
  89. __STM32_PIN_DEFAULT,
  90. __STM32_PIN_DEFAULT,
  91. __STM32_PIN_DEFAULT,
  92. __STM32_PIN_DEFAULT,
  93. __STM32_PIN_DEFAULT,
  94. __STM32_PIN_DEFAULT,
  95. __STM32_PIN_DEFAULT,
  96. __STM32_PIN(7, A, 0),
  97. __STM32_PIN(8, A, 1),
  98. __STM32_PIN(9, A, 2),
  99. __STM32_PIN(10, A, 3),
  100. __STM32_PIN(11, A, 4),
  101. __STM32_PIN(12, A, 5),
  102. __STM32_PIN(13, A, 6),
  103. __STM32_PIN(14, A, 7),
  104. __STM32_PIN(15, B, 0),
  105. __STM32_PIN(16, B, 1),
  106. __STM32_PIN(17, B, 2),
  107. __STM32_PIN_DEFAULT,
  108. __STM32_PIN_DEFAULT,
  109. __STM32_PIN(20, A, 8),
  110. __STM32_PIN(21, A, 9),
  111. __STM32_PIN(22, A, 10),
  112. __STM32_PIN(23, A, 11),
  113. __STM32_PIN(24, A, 12),
  114. __STM32_PIN(25, A, 13),
  115. __STM32_PIN_DEFAULT,
  116. __STM32_PIN_DEFAULT,
  117. __STM32_PIN(28, A, 14),
  118. __STM32_PIN(29, A, 15),
  119. __STM32_PIN(30, B, 3),
  120. __STM32_PIN(31, B, 4),
  121. __STM32_PIN(32, B, 5),
  122. __STM32_PIN(33, B, 6),
  123. __STM32_PIN(34, B, 7),
  124. __STM32_PIN_DEFAULT,
  125. __STM32_PIN_DEFAULT,
  126. #endif
  127. #if (STM32F10X_PIN_NUMBERS == 48)
  128. __STM32_PIN_DEFAULT,
  129. __STM32_PIN_DEFAULT,
  130. __STM32_PIN(2, C, 13),
  131. __STM32_PIN(3, C, 14),
  132. __STM32_PIN(4, C, 15),
  133. __STM32_PIN_DEFAULT,
  134. __STM32_PIN_DEFAULT,
  135. __STM32_PIN_DEFAULT,
  136. __STM32_PIN_DEFAULT,
  137. __STM32_PIN_DEFAULT,
  138. __STM32_PIN(10, A, 0),
  139. __STM32_PIN(11, A, 1),
  140. __STM32_PIN(12, A, 2),
  141. __STM32_PIN(13, A, 3),
  142. __STM32_PIN(14, A, 4),
  143. __STM32_PIN(15, A, 5),
  144. __STM32_PIN(16, A, 6),
  145. __STM32_PIN(17, A, 7),
  146. __STM32_PIN(18, B, 0),
  147. __STM32_PIN(19, B, 1),
  148. __STM32_PIN(20, B, 2),
  149. __STM32_PIN(21, B, 10),
  150. __STM32_PIN(22, B, 11),
  151. __STM32_PIN_DEFAULT,
  152. __STM32_PIN_DEFAULT,
  153. __STM32_PIN(25, B, 12),
  154. __STM32_PIN(26, B, 13),
  155. __STM32_PIN(27, B, 14),
  156. __STM32_PIN(28, B, 15),
  157. __STM32_PIN(29, A, 8),
  158. __STM32_PIN(30, A, 9),
  159. __STM32_PIN(31, A, 10),
  160. __STM32_PIN(32, A, 11),
  161. __STM32_PIN(33, A, 12),
  162. __STM32_PIN(34, A, 13),
  163. __STM32_PIN_DEFAULT,
  164. __STM32_PIN_DEFAULT,
  165. __STM32_PIN(37, A, 14),
  166. __STM32_PIN(38, A, 15),
  167. __STM32_PIN(39, B, 3),
  168. __STM32_PIN(40, B, 4),
  169. __STM32_PIN(41, B, 5),
  170. __STM32_PIN(42, B, 6),
  171. __STM32_PIN(43, B, 7),
  172. __STM32_PIN_DEFAULT,
  173. __STM32_PIN(45, B, 8),
  174. __STM32_PIN(46, B, 9),
  175. __STM32_PIN_DEFAULT,
  176. __STM32_PIN_DEFAULT,
  177. #endif
  178. #if (STM32F10X_PIN_NUMBERS == 64)
  179. __STM32_PIN_DEFAULT,
  180. __STM32_PIN_DEFAULT,
  181. __STM32_PIN(2, C, 13),
  182. __STM32_PIN(3, C, 14),
  183. __STM32_PIN(4, C, 15),
  184. __STM32_PIN(5, D, 0),
  185. __STM32_PIN(6, D, 1),
  186. __STM32_PIN_DEFAULT,
  187. __STM32_PIN(8, C, 0),
  188. __STM32_PIN(9, C, 1),
  189. __STM32_PIN(10, C, 2),
  190. __STM32_PIN(11, C, 3),
  191. __STM32_PIN_DEFAULT,
  192. __STM32_PIN_DEFAULT,
  193. __STM32_PIN(14, A, 0),
  194. __STM32_PIN(15, A, 1),
  195. __STM32_PIN(16, A, 2),
  196. __STM32_PIN(17, A, 3),
  197. __STM32_PIN_DEFAULT,
  198. __STM32_PIN_DEFAULT,
  199. __STM32_PIN(20, A, 4),
  200. __STM32_PIN(21, A, 5),
  201. __STM32_PIN(22, A, 6),
  202. __STM32_PIN(23, A, 7),
  203. __STM32_PIN(24, C, 4),
  204. __STM32_PIN(25, C, 5),
  205. __STM32_PIN(26, B, 0),
  206. __STM32_PIN(27, B, 1),
  207. __STM32_PIN(28, B, 2),
  208. __STM32_PIN(29, B, 10),
  209. __STM32_PIN(30, B, 11),
  210. __STM32_PIN_DEFAULT,
  211. __STM32_PIN_DEFAULT,
  212. __STM32_PIN(33, B, 12),
  213. __STM32_PIN(34, B, 13),
  214. __STM32_PIN(35, B, 14),
  215. __STM32_PIN(36, B, 15),
  216. __STM32_PIN(37, C, 6),
  217. __STM32_PIN(38, C, 7),
  218. __STM32_PIN(39, C, 8),
  219. __STM32_PIN(40, C, 9),
  220. __STM32_PIN(41, A, 8),
  221. __STM32_PIN(42, A, 9),
  222. __STM32_PIN(43, A, 10),
  223. __STM32_PIN(44, A, 11),
  224. __STM32_PIN(45, A, 12),
  225. __STM32_PIN(46, A, 13),
  226. __STM32_PIN_DEFAULT,
  227. __STM32_PIN_DEFAULT,
  228. __STM32_PIN(49, A, 14),
  229. __STM32_PIN(50, A, 15),
  230. __STM32_PIN(51, C, 10),
  231. __STM32_PIN(52, C, 11),
  232. __STM32_PIN(53, C, 12),
  233. __STM32_PIN(54, D, 2),
  234. __STM32_PIN(55, B, 3),
  235. __STM32_PIN(56, B, 4),
  236. __STM32_PIN(57, B, 5),
  237. __STM32_PIN(58, B, 6),
  238. __STM32_PIN(59, B, 7),
  239. __STM32_PIN_DEFAULT,
  240. __STM32_PIN(61, B, 8),
  241. __STM32_PIN(62, B, 9),
  242. __STM32_PIN_DEFAULT,
  243. __STM32_PIN_DEFAULT,
  244. #endif
  245. #if (STM32F10X_PIN_NUMBERS == 100)
  246. __STM32_PIN_DEFAULT,
  247. __STM32_PIN(1, E, 2),
  248. __STM32_PIN(2, E, 3),
  249. __STM32_PIN(3, E, 4),
  250. __STM32_PIN(4, E, 5),
  251. __STM32_PIN(5, E, 6),
  252. __STM32_PIN_DEFAULT,
  253. __STM32_PIN(7, C, 13),
  254. __STM32_PIN(8, C, 14),
  255. __STM32_PIN(9, C, 15),
  256. __STM32_PIN_DEFAULT,
  257. __STM32_PIN_DEFAULT,
  258. __STM32_PIN_DEFAULT,
  259. __STM32_PIN_DEFAULT,
  260. __STM32_PIN_DEFAULT,
  261. __STM32_PIN(15, C, 0),
  262. __STM32_PIN(16, C, 1),
  263. __STM32_PIN(17, C, 2),
  264. __STM32_PIN(18, C, 3),
  265. __STM32_PIN_DEFAULT,
  266. __STM32_PIN_DEFAULT,
  267. __STM32_PIN_DEFAULT,
  268. __STM32_PIN_DEFAULT,
  269. __STM32_PIN(23, A, 0),
  270. __STM32_PIN(24, A, 1),
  271. __STM32_PIN(25, A, 2),
  272. __STM32_PIN(26, A, 3),
  273. __STM32_PIN_DEFAULT,
  274. __STM32_PIN_DEFAULT,
  275. __STM32_PIN(29, A, 4),
  276. __STM32_PIN(30, A, 5),
  277. __STM32_PIN(31, A, 6),
  278. __STM32_PIN(32, A, 7),
  279. __STM32_PIN(33, C, 4),
  280. __STM32_PIN(34, C, 5),
  281. __STM32_PIN(35, B, 0),
  282. __STM32_PIN(36, B, 1),
  283. __STM32_PIN(37, B, 2),
  284. __STM32_PIN(38, E, 7),
  285. __STM32_PIN(39, E, 8),
  286. __STM32_PIN(40, E, 9),
  287. __STM32_PIN(41, E, 10),
  288. __STM32_PIN(42, E, 11),
  289. __STM32_PIN(43, E, 12),
  290. __STM32_PIN(44, E, 13),
  291. __STM32_PIN(45, E, 14),
  292. __STM32_PIN(46, E, 15),
  293. __STM32_PIN(47, B, 10),
  294. __STM32_PIN(48, B, 11),
  295. __STM32_PIN_DEFAULT,
  296. __STM32_PIN_DEFAULT,
  297. __STM32_PIN(51, B, 12),
  298. __STM32_PIN(52, B, 13),
  299. __STM32_PIN(53, B, 14),
  300. __STM32_PIN(54, B, 15),
  301. __STM32_PIN(55, D, 8),
  302. __STM32_PIN(56, D, 9),
  303. __STM32_PIN(57, D, 10),
  304. __STM32_PIN(58, D, 11),
  305. __STM32_PIN(59, D, 12),
  306. __STM32_PIN(60, D, 13),
  307. __STM32_PIN(61, D, 14),
  308. __STM32_PIN(62, D, 15),
  309. __STM32_PIN(63, C, 6),
  310. __STM32_PIN(64, C, 7),
  311. __STM32_PIN(65, C, 8),
  312. __STM32_PIN(66, C, 9),
  313. __STM32_PIN(67, A, 8),
  314. __STM32_PIN(68, A, 9),
  315. __STM32_PIN(69, A, 10),
  316. __STM32_PIN(70, A, 11),
  317. __STM32_PIN(71, A, 12),
  318. __STM32_PIN(72, A, 13),
  319. __STM32_PIN_DEFAULT,
  320. __STM32_PIN_DEFAULT,
  321. __STM32_PIN_DEFAULT,
  322. __STM32_PIN(76, A, 14),
  323. __STM32_PIN(77, A, 15),
  324. __STM32_PIN(78, C, 10),
  325. __STM32_PIN(79, C, 11),
  326. __STM32_PIN(80, C, 12),
  327. __STM32_PIN(81, D, 0),
  328. __STM32_PIN(82, D, 1),
  329. __STM32_PIN(83, D, 2),
  330. __STM32_PIN(84, D, 3),
  331. __STM32_PIN(85, D, 4),
  332. __STM32_PIN(86, D, 5),
  333. __STM32_PIN(87, D, 6),
  334. __STM32_PIN(88, D, 7),
  335. __STM32_PIN(89, B, 3),
  336. __STM32_PIN(90, B, 4),
  337. __STM32_PIN(91, B, 5),
  338. __STM32_PIN(92, B, 6),
  339. __STM32_PIN(93, B, 7),
  340. __STM32_PIN_DEFAULT,
  341. __STM32_PIN(95, B, 8),
  342. __STM32_PIN(96, B, 9),
  343. __STM32_PIN(97, E, 0),
  344. __STM32_PIN(98, E, 1),
  345. __STM32_PIN_DEFAULT,
  346. __STM32_PIN_DEFAULT,
  347. #endif
  348. #if (STM32F10X_PIN_NUMBERS == 144)
  349. __STM32_PIN_DEFAULT,
  350. __STM32_PIN(1, E, 2),
  351. __STM32_PIN(2, E, 3),
  352. __STM32_PIN(3, E, 4),
  353. __STM32_PIN(4, E, 5),
  354. __STM32_PIN(5, E, 6),
  355. __STM32_PIN_DEFAULT,
  356. __STM32_PIN(7, C, 13),
  357. __STM32_PIN(8, C, 14),
  358. __STM32_PIN(9, C, 15),
  359. __STM32_PIN(10, F, 0),
  360. __STM32_PIN(11, F, 1),
  361. __STM32_PIN(12, F, 2),
  362. __STM32_PIN(13, F, 3),
  363. __STM32_PIN(14, F, 4),
  364. __STM32_PIN(15, F, 5),
  365. __STM32_PIN_DEFAULT,
  366. __STM32_PIN_DEFAULT,
  367. __STM32_PIN(18, F, 6),
  368. __STM32_PIN(19, F, 7),
  369. __STM32_PIN(20, F, 8),
  370. __STM32_PIN(21, F, 9),
  371. __STM32_PIN(22, F, 10),
  372. __STM32_PIN_DEFAULT,
  373. __STM32_PIN_DEFAULT,
  374. __STM32_PIN_DEFAULT,
  375. __STM32_PIN(26, C, 0),
  376. __STM32_PIN(27, C, 1),
  377. __STM32_PIN(28, C, 2),
  378. __STM32_PIN(29, C, 3),
  379. __STM32_PIN_DEFAULT,
  380. __STM32_PIN_DEFAULT,
  381. __STM32_PIN_DEFAULT,
  382. __STM32_PIN_DEFAULT,
  383. __STM32_PIN(34, A, 0),
  384. __STM32_PIN(35, A, 1),
  385. __STM32_PIN(36, A, 2),
  386. __STM32_PIN(37, A, 3),
  387. __STM32_PIN_DEFAULT,
  388. __STM32_PIN_DEFAULT,
  389. __STM32_PIN(40, A, 4),
  390. __STM32_PIN(41, A, 5),
  391. __STM32_PIN(42, A, 6),
  392. __STM32_PIN(43, A, 7),
  393. __STM32_PIN(44, C, 4),
  394. __STM32_PIN(45, C, 5),
  395. __STM32_PIN(46, B, 0),
  396. __STM32_PIN(47, B, 1),
  397. __STM32_PIN(48, B, 2),
  398. __STM32_PIN(49, F, 11),
  399. __STM32_PIN(50, F, 12),
  400. __STM32_PIN_DEFAULT,
  401. __STM32_PIN_DEFAULT,
  402. __STM32_PIN(53, F, 13),
  403. __STM32_PIN(54, F, 14),
  404. __STM32_PIN(55, F, 15),
  405. __STM32_PIN(56, G, 0),
  406. __STM32_PIN(57, G, 1),
  407. __STM32_PIN(58, E, 7),
  408. __STM32_PIN(59, E, 8),
  409. __STM32_PIN(60, E, 9),
  410. __STM32_PIN_DEFAULT,
  411. __STM32_PIN_DEFAULT,
  412. __STM32_PIN(63, E, 10),
  413. __STM32_PIN(64, E, 11),
  414. __STM32_PIN(65, E, 12),
  415. __STM32_PIN(66, E, 13),
  416. __STM32_PIN(67, E, 14),
  417. __STM32_PIN(68, E, 15),
  418. __STM32_PIN(69, B, 10),
  419. __STM32_PIN(70, B, 11),
  420. __STM32_PIN_DEFAULT,
  421. __STM32_PIN_DEFAULT,
  422. __STM32_PIN(73, B, 12),
  423. __STM32_PIN(74, B, 13),
  424. __STM32_PIN(75, B, 14),
  425. __STM32_PIN(76, B, 15),
  426. __STM32_PIN(77, D, 8),
  427. __STM32_PIN(78, D, 9),
  428. __STM32_PIN(79, D, 10),
  429. __STM32_PIN(80, D, 11),
  430. __STM32_PIN(81, D, 12),
  431. __STM32_PIN(82, D, 13),
  432. __STM32_PIN_DEFAULT,
  433. __STM32_PIN_DEFAULT,
  434. __STM32_PIN(85, D, 14),
  435. __STM32_PIN(86, D, 15),
  436. __STM32_PIN(87, G, 2),
  437. __STM32_PIN(88, G, 3),
  438. __STM32_PIN(89, G, 4),
  439. __STM32_PIN(90, G, 5),
  440. __STM32_PIN(91, G, 6),
  441. __STM32_PIN(92, G, 7),
  442. __STM32_PIN(93, G, 8),
  443. __STM32_PIN_DEFAULT,
  444. __STM32_PIN_DEFAULT,
  445. __STM32_PIN(96, C, 6),
  446. __STM32_PIN(97, C, 7),
  447. __STM32_PIN(98, C, 8),
  448. __STM32_PIN(99, C, 9),
  449. __STM32_PIN(100, A, 8),
  450. __STM32_PIN(101, A, 9),
  451. __STM32_PIN(102, A, 10),
  452. __STM32_PIN(103, A, 11),
  453. __STM32_PIN(104, A, 12),
  454. __STM32_PIN(105, A, 13),
  455. __STM32_PIN_DEFAULT,
  456. __STM32_PIN_DEFAULT,
  457. __STM32_PIN_DEFAULT,
  458. __STM32_PIN(109, A, 14),
  459. __STM32_PIN(110, A, 15),
  460. __STM32_PIN(111, C, 10),
  461. __STM32_PIN(112, C, 11),
  462. __STM32_PIN(113, C, 12),
  463. __STM32_PIN(114, D, 0),
  464. __STM32_PIN(115, D, 1),
  465. __STM32_PIN(116, D, 2),
  466. __STM32_PIN(117, D, 3),
  467. __STM32_PIN(118, D, 4),
  468. __STM32_PIN(119, D, 5),
  469. __STM32_PIN_DEFAULT,
  470. __STM32_PIN_DEFAULT,
  471. __STM32_PIN(122, D, 6),
  472. __STM32_PIN(123, D, 7),
  473. __STM32_PIN(124, G, 9),
  474. __STM32_PIN(125, G, 10),
  475. __STM32_PIN(126, G, 11),
  476. __STM32_PIN(127, G, 12),
  477. __STM32_PIN(128, G, 13),
  478. __STM32_PIN(129, G, 14),
  479. __STM32_PIN_DEFAULT,
  480. __STM32_PIN_DEFAULT,
  481. __STM32_PIN(132, G, 15),
  482. __STM32_PIN(133, B, 3),
  483. __STM32_PIN(134, B, 4),
  484. __STM32_PIN(135, B, 5),
  485. __STM32_PIN(136, B, 6),
  486. __STM32_PIN(137, B, 7),
  487. __STM32_PIN_DEFAULT,
  488. __STM32_PIN(139, B, 8),
  489. __STM32_PIN(140, B, 9),
  490. __STM32_PIN(141, E, 0),
  491. __STM32_PIN(142, E, 1),
  492. __STM32_PIN_DEFAULT,
  493. __STM32_PIN_DEFAULT,
  494. #endif
  495. };
  496. struct pin_irq_map
  497. {
  498. rt_uint16_t pinbit;
  499. IRQn_Type irqno;
  500. };
  501. static const struct pin_irq_map pin_irq_map[] =
  502. {
  503. {GPIO_PIN_0, EXTI0_IRQn},
  504. {GPIO_PIN_1, EXTI1_IRQn},
  505. {GPIO_PIN_2, EXTI2_IRQn},
  506. {GPIO_PIN_3, EXTI3_IRQn},
  507. {GPIO_PIN_4, EXTI4_IRQn},
  508. {GPIO_PIN_5, EXTI9_5_IRQn},
  509. {GPIO_PIN_6, EXTI9_5_IRQn},
  510. {GPIO_PIN_7, EXTI9_5_IRQn},
  511. {GPIO_PIN_8, EXTI9_5_IRQn},
  512. {GPIO_PIN_9, EXTI9_5_IRQn},
  513. {GPIO_PIN_10, EXTI15_10_IRQn},
  514. {GPIO_PIN_11, EXTI15_10_IRQn},
  515. {GPIO_PIN_12, EXTI15_10_IRQn},
  516. {GPIO_PIN_13, EXTI15_10_IRQn},
  517. {GPIO_PIN_14, EXTI15_10_IRQn},
  518. {GPIO_PIN_15, EXTI15_10_IRQn},
  519. };
  520. struct rt_pin_irq_hdr pin_irq_hdr_tab[] =
  521. {
  522. { -1, 0, RT_NULL, RT_NULL},
  523. { -1, 0, RT_NULL, RT_NULL},
  524. { -1, 0, RT_NULL, RT_NULL},
  525. { -1, 0, RT_NULL, RT_NULL},
  526. { -1, 0, RT_NULL, RT_NULL},
  527. { -1, 0, RT_NULL, RT_NULL},
  528. { -1, 0, RT_NULL, RT_NULL},
  529. { -1, 0, RT_NULL, RT_NULL},
  530. { -1, 0, RT_NULL, RT_NULL},
  531. { -1, 0, RT_NULL, RT_NULL},
  532. { -1, 0, RT_NULL, RT_NULL},
  533. { -1, 0, RT_NULL, RT_NULL},
  534. { -1, 0, RT_NULL, RT_NULL},
  535. { -1, 0, RT_NULL, RT_NULL},
  536. { -1, 0, RT_NULL, RT_NULL},
  537. { -1, 0, RT_NULL, RT_NULL},
  538. };
  539. #define ITEM_NUM(items) sizeof(items) / sizeof(items[0])
  540. const struct pin_index *get_pin(uint8_t pin)
  541. {
  542. const struct pin_index *index;
  543. if (pin < ITEM_NUM(pins))
  544. {
  545. index = &pins[pin];
  546. if (index->index == -1)
  547. index = RT_NULL;
  548. }
  549. else
  550. {
  551. index = RT_NULL;
  552. }
  553. return index;
  554. };
  555. void stm32_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
  556. {
  557. const struct pin_index *index;
  558. index = get_pin(pin);
  559. if (index == RT_NULL)
  560. {
  561. return;
  562. }
  563. HAL_GPIO_WritePin(index->gpio, index->pin, (GPIO_PinState)value);
  564. }
  565. int stm32_pin_read(rt_device_t dev, rt_base_t pin)
  566. {
  567. int value;
  568. const struct pin_index *index;
  569. value = PIN_LOW;
  570. index = get_pin(pin);
  571. if (index == RT_NULL)
  572. {
  573. return value;
  574. }
  575. value = HAL_GPIO_ReadPin(index->gpio, index->pin);
  576. return value;
  577. }
  578. void stm32_pin_mode(rt_device_t dev, rt_base_t pin, rt_base_t mode)
  579. {
  580. const struct pin_index *index;
  581. GPIO_InitTypeDef GPIO_InitStruct;
  582. index = get_pin(pin);
  583. if (index == RT_NULL)
  584. {
  585. return;
  586. }
  587. /* GPIO Periph clock enable */
  588. index->rcc();
  589. /* Configure GPIO_InitStructure */
  590. GPIO_InitStruct.Pin = index->pin;
  591. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  592. GPIO_InitStruct.Pull = GPIO_NOPULL;
  593. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  594. if (mode == PIN_MODE_OUTPUT)
  595. {
  596. /* output setting */
  597. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  598. GPIO_InitStruct.Pull = GPIO_NOPULL;
  599. }
  600. else if (mode == PIN_MODE_INPUT)
  601. {
  602. /* input setting: not pull. */
  603. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  604. GPIO_InitStruct.Pull = GPIO_NOPULL;
  605. }
  606. else if (mode == PIN_MODE_INPUT_PULLUP)
  607. {
  608. /* input setting: pull up. */
  609. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  610. GPIO_InitStruct.Pull = GPIO_PULLUP;
  611. }
  612. else if (mode == PIN_MODE_INPUT_PULLDOWN)
  613. {
  614. /* input setting: pull down. */
  615. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  616. GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  617. }
  618. else if (mode == PIN_MODE_OUTPUT_OD)
  619. {
  620. /* output setting: od. */
  621. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  622. GPIO_InitStruct.Pull = GPIO_NOPULL;
  623. }
  624. HAL_GPIO_Init(index->gpio, &GPIO_InitStruct);
  625. }
  626. rt_inline rt_int32_t bit2bitno(rt_uint32_t bit)
  627. {
  628. int i;
  629. for (i = 0; i < 32; i++)
  630. {
  631. if ((0x01 << i) == bit)
  632. {
  633. return i;
  634. }
  635. }
  636. return -1;
  637. }
  638. rt_inline const struct pin_irq_map *get_pin_irq_map(uint32_t pinbit)
  639. {
  640. rt_int32_t mapindex = bit2bitno(pinbit);
  641. if (mapindex < 0 || mapindex >= ITEM_NUM(pin_irq_map))
  642. {
  643. return RT_NULL;
  644. }
  645. return &pin_irq_map[mapindex];
  646. };
  647. rt_err_t stm32_pin_attach_irq(struct rt_device *device, rt_int32_t pin,
  648. rt_uint32_t mode, void (*hdr)(void *args), void *args)
  649. {
  650. const struct pin_index *index;
  651. rt_base_t level;
  652. rt_int32_t irqindex = -1;
  653. index = get_pin(pin);
  654. if (index == RT_NULL)
  655. {
  656. return RT_ENOSYS;
  657. }
  658. irqindex = bit2bitno(index->pin);
  659. if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
  660. {
  661. return RT_ENOSYS;
  662. }
  663. level = rt_hw_interrupt_disable();
  664. if (pin_irq_hdr_tab[irqindex].pin == pin &&
  665. pin_irq_hdr_tab[irqindex].hdr == hdr &&
  666. pin_irq_hdr_tab[irqindex].mode == mode &&
  667. pin_irq_hdr_tab[irqindex].args == args)
  668. {
  669. rt_hw_interrupt_enable(level);
  670. return RT_EOK;
  671. }
  672. if (pin_irq_hdr_tab[irqindex].pin != -1)
  673. {
  674. rt_hw_interrupt_enable(level);
  675. return RT_EBUSY;
  676. }
  677. pin_irq_hdr_tab[irqindex].pin = pin;
  678. pin_irq_hdr_tab[irqindex].hdr = hdr;
  679. pin_irq_hdr_tab[irqindex].mode = mode;
  680. pin_irq_hdr_tab[irqindex].args = args;
  681. rt_hw_interrupt_enable(level);
  682. return RT_EOK;
  683. }
  684. rt_err_t stm32_pin_dettach_irq(struct rt_device *device, rt_int32_t pin)
  685. {
  686. const struct pin_index *index;
  687. rt_base_t level;
  688. rt_int32_t irqindex = -1;
  689. index = get_pin(pin);
  690. if (index == RT_NULL)
  691. {
  692. return RT_ENOSYS;
  693. }
  694. irqindex = bit2bitno(index->pin);
  695. if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
  696. {
  697. return RT_ENOSYS;
  698. }
  699. level = rt_hw_interrupt_disable();
  700. if (pin_irq_hdr_tab[irqindex].pin == -1)
  701. {
  702. rt_hw_interrupt_enable(level);
  703. return RT_EOK;
  704. }
  705. pin_irq_hdr_tab[irqindex].pin = -1;
  706. pin_irq_hdr_tab[irqindex].hdr = RT_NULL;
  707. pin_irq_hdr_tab[irqindex].mode = 0;
  708. pin_irq_hdr_tab[irqindex].args = RT_NULL;
  709. rt_hw_interrupt_enable(level);
  710. return RT_EOK;
  711. }
  712. rt_err_t stm32_pin_irq_enable(struct rt_device *device, rt_base_t pin,
  713. rt_uint32_t enabled)
  714. {
  715. const struct pin_index *index;
  716. const struct pin_irq_map *irqmap;
  717. rt_base_t level;
  718. rt_int32_t irqindex = -1;
  719. GPIO_InitTypeDef GPIO_InitStruct;
  720. index = get_pin(pin);
  721. if (index == RT_NULL)
  722. {
  723. return RT_ENOSYS;
  724. }
  725. if (enabled == PIN_IRQ_ENABLE)
  726. {
  727. irqindex = bit2bitno(index->pin);
  728. if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
  729. {
  730. return RT_ENOSYS;
  731. }
  732. level = rt_hw_interrupt_disable();
  733. if (pin_irq_hdr_tab[irqindex].pin == -1)
  734. {
  735. rt_hw_interrupt_enable(level);
  736. return RT_ENOSYS;
  737. }
  738. irqmap = &pin_irq_map[irqindex];
  739. /* GPIO Periph clock enable */
  740. index->rcc();
  741. /* Configure GPIO_InitStructure */
  742. GPIO_InitStruct.Pin = index->pin;
  743. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  744. switch (pin_irq_hdr_tab[irqindex].mode)
  745. {
  746. case PIN_IRQ_MODE_RISING:
  747. GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  748. GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  749. break;
  750. case PIN_IRQ_MODE_FALLING:
  751. GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  752. GPIO_InitStruct.Pull = GPIO_PULLUP;
  753. break;
  754. case PIN_IRQ_MODE_RISING_FALLING:
  755. GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  756. GPIO_InitStruct.Pull = GPIO_NOPULL;
  757. break;
  758. }
  759. HAL_GPIO_Init(index->gpio, &GPIO_InitStruct);
  760. HAL_NVIC_SetPriority(irqmap->irqno, 5, 0);
  761. HAL_NVIC_EnableIRQ(irqmap->irqno);
  762. rt_hw_interrupt_enable(level);
  763. }
  764. else if (enabled == PIN_IRQ_DISABLE)
  765. {
  766. irqmap = get_pin_irq_map(index->pin);
  767. if (irqmap == RT_NULL)
  768. {
  769. return RT_ENOSYS;
  770. }
  771. HAL_NVIC_DisableIRQ(irqmap->irqno);
  772. }
  773. else
  774. {
  775. return RT_ENOSYS;
  776. }
  777. return RT_EOK;
  778. }
  779. const static struct rt_pin_ops _stm32_pin_ops =
  780. {
  781. stm32_pin_mode,
  782. stm32_pin_write,
  783. stm32_pin_read,
  784. stm32_pin_attach_irq,
  785. stm32_pin_dettach_irq,
  786. stm32_pin_irq_enable,
  787. };
  788. int rt_hw_pin_init(void)
  789. {
  790. int result;
  791. result = rt_device_pin_register("pin", &_stm32_pin_ops, RT_NULL);
  792. return result;
  793. }
  794. INIT_BOARD_EXPORT(rt_hw_pin_init);
  795. rt_inline void pin_irq_hdr(int irqno)
  796. {
  797. if (pin_irq_hdr_tab[irqno].hdr)
  798. {
  799. pin_irq_hdr_tab[irqno].hdr(pin_irq_hdr_tab[irqno].args);
  800. }
  801. }
  802. void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
  803. {
  804. pin_irq_hdr(bit2bitno(GPIO_Pin));
  805. }
  806. void EXTI0_IRQHandler(void)
  807. {
  808. rt_interrupt_enter();
  809. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
  810. rt_interrupt_leave();
  811. }
  812. void EXTI1_IRQHandler(void)
  813. {
  814. rt_interrupt_enter();
  815. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
  816. rt_interrupt_leave();
  817. }
  818. void EXTI2_IRQHandler(void)
  819. {
  820. rt_interrupt_enter();
  821. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
  822. rt_interrupt_leave();
  823. }
  824. void EXTI3_IRQHandler(void)
  825. {
  826. rt_interrupt_enter();
  827. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  828. rt_interrupt_leave();
  829. }
  830. void EXTI4_IRQHandler(void)
  831. {
  832. rt_interrupt_enter();
  833. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
  834. rt_interrupt_leave();
  835. }
  836. void EXTI9_5_IRQHandler(void)
  837. {
  838. rt_interrupt_enter();
  839. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
  840. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
  841. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
  842. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
  843. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
  844. rt_interrupt_leave();
  845. }
  846. void EXTI15_10_IRQHandler(void)
  847. {
  848. rt_interrupt_enter();
  849. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
  850. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
  851. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
  852. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
  853. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
  854. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
  855. rt_interrupt_leave();
  856. }
  857. #endif