ls1b.h 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2011-08-08 lgnq first version
  9. */
  10. #ifndef __LS1B_H__
  11. #define __LS1B_H__
  12. #include <gs232.h>
  13. #define LS1B_ACPI_IRQ 0
  14. #define LS1B_HPET_IRQ 1
  15. #define LS1B_UART0_IRQ 2
  16. #define LS1B_UART1_IRQ 3
  17. #define LS1B_UART2_IRQ 4
  18. #define LS1B_UART3_IRQ 5
  19. #define LS1B_UART4_IRQ 29
  20. #define LS1B_UART5_IRQ 30
  21. #define LS1B_UART6_IRQ 2 //共享LS1B_UART0_IRQ
  22. #define LS1B_UART7_IRQ 2
  23. #define LS1B_UART8_IRQ 2
  24. #define LS1B_UART9_IRQ 3 //共享LS1B_UART1_IRQ
  25. #define LS1B_UART10_IRQ 3
  26. #define LS1B_UART11_IRQ 3
  27. #define LS1B_CAN0_IRQ 6
  28. #define LS1B_CAN1_IRQ 7
  29. #define LS1B_SPI0_IRQ 8
  30. #define LS1B_SPI1_IRQ 9
  31. #define LS1B_AC97_IRQ 10
  32. #define LS1B_MS_IRQ 11
  33. #define LS1B_KB_IRQ 12
  34. #define LS1B_DMA0_IRQ 13
  35. #define LS1B_DMA1_IRQ 14
  36. #define LS1B_NAND_IRQ 15
  37. #define LS1B_I2C0_IRQ 16
  38. #define LS1B_I2C1_IRQ 17
  39. #define LS1B_PWM0_IRQ 18
  40. #define LS1B_PWM1_IRQ 19
  41. #define LS1B_PWM2_IRQ 20
  42. #define LS1B_PWM3_IRQ 21
  43. #define LS1B_LPC_IRQ 22
  44. #define LS1B_EHCI_IRQ 32
  45. #define LS1B_OHCI_IRQ 33
  46. #define LS1B_GMAC1_IRQ 34
  47. #define LS1B_GMAC2_IRQ 35
  48. #define LS1B_SATA_IRQ 36
  49. #define LS1B_GPU_IRQ 37
  50. #define LS1B_PCI_INTA_IRQ 38
  51. #define LS1B_PCI_INTB_IRQ 39
  52. #define LS1B_PCI_INTC_IRQ 40
  53. #define LS1B_PCI_INTD_IRQ 41
  54. #define LS1B_GPIO_IRQ 64
  55. #define LS1B_GPIO_FIRST_IRQ 64
  56. #define LS1B_GPIO_IRQ_COUNT 64
  57. #define LS1B_GPIO_LAST_IRQ (LS1B_GPIO_FIRST_IRQ + LS1B_GPIO_IRQ_COUNT-1)
  58. #define INT_PCI_INTA (1<<6)
  59. #define INT_PCI_INTB (1<<7)
  60. #define INT_PCI_INTC (1<<8)
  61. #define INT_PCI_INTD (1<<9)
  62. #define LS1B_LAST_IRQ 159
  63. #define MIPS_CPU_TIMER_IRQ 167
  64. #define LS1B_INTREG_BASE 0xbfd01040
  65. #define LS1B_DMA_IRQ_BASE 168
  66. #define LS1B_DMA_IRQ_COUNT 16
  67. #endif