1
0

mips_cfg.h 736 B

12345678910111213141516171819202122232425262728293031323334
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2016-09-07 Urey the first version
  9. */
  10. #ifndef _MIPS_CFG_H_
  11. #define _MIPS_CFG_H_
  12. #ifndef __ASSEMBLY__
  13. #include <stdint.h>
  14. typedef struct mips32_core_cfg
  15. {
  16. uint16_t icache_line_size;
  17. uint16_t icache_lines_per_way;
  18. uint16_t icache_ways;
  19. uint16_t icache_size;
  20. uint16_t dcache_line_size;
  21. uint16_t dcache_lines_per_way;
  22. uint16_t dcache_ways;
  23. uint16_t dcache_size;
  24. uint16_t max_tlb_entries; /* number of tlb entry */
  25. } mips32_core_cfg_t;
  26. extern mips32_core_cfg_t g_mips_core;
  27. #endif /* __ASSEMBLY__ */
  28. #endif /* _MIPS_CFG_H_ */