gpio.c 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2017-09-16 Haley the first version
  9. */
  10. #include <rtthread.h>
  11. #include <rtdevice.h>
  12. #include <rthw.h>
  13. #include "am_mcu_apollo.h"
  14. #ifdef RT_USING_PIN
  15. #define APLLO2_PIN_NUMBERS 64 //[34, 64]
  16. struct rt_pin_irq_hdr am_pin_irq_hdr_tab[64];
  17. void am_pin_mode(rt_device_t dev, rt_base_t pin, rt_base_t mode)
  18. {
  19. if (mode == PIN_MODE_OUTPUT)
  20. {
  21. /* output setting */
  22. am_hal_gpio_pin_config(pin, AM_HAL_GPIO_OUTPUT);
  23. }
  24. else if (mode == PIN_MODE_INPUT)
  25. {
  26. /* input setting: not pull. */
  27. am_hal_gpio_pin_config(pin, AM_HAL_GPIO_INPUT);
  28. }
  29. else if (mode == PIN_MODE_INPUT_PULLUP)
  30. {
  31. /* input setting: pull up. */
  32. am_hal_gpio_pin_config(pin, AM_HAL_GPIO_INPUT);
  33. }
  34. else if (mode == PIN_MODE_INPUT_PULLDOWN)
  35. {
  36. /* input setting: pull down. */
  37. am_hal_gpio_pin_config(pin, AM_HAL_GPIO_OPENDRAIN);
  38. }
  39. else
  40. {
  41. /* input setting:default. */
  42. am_hal_gpio_pin_config(pin, AM_HAL_GPIO_3STATE);
  43. }
  44. }
  45. void am_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
  46. {
  47. if (value == PIN_LOW)
  48. {
  49. am_hal_gpio_out_bit_clear(pin);
  50. }
  51. else if (value == PIN_HIGH)
  52. {
  53. am_hal_gpio_out_bit_set(pin);
  54. }
  55. }
  56. int am_pin_read(rt_device_t dev, rt_base_t pin)
  57. {
  58. int value = PIN_LOW;
  59. if (am_hal_gpio_pin_config_read(pin) == AM_HAL_GPIO_OUTPUT)
  60. {
  61. if (am_hal_gpio_out_bit_read(pin) == 0)
  62. {
  63. value = PIN_LOW;
  64. }
  65. else
  66. {
  67. value = PIN_HIGH;
  68. }
  69. }
  70. else
  71. {
  72. if (am_hal_gpio_input_bit_read(pin) == 0)
  73. {
  74. value = PIN_LOW;
  75. }
  76. else
  77. {
  78. value = PIN_HIGH;
  79. }
  80. }
  81. return value;
  82. }
  83. rt_err_t am_pin_attach_irq(struct rt_device *device, rt_int32_t pin,
  84. rt_uint32_t mode, void (*hdr)(void *args), void *args)
  85. {
  86. rt_base_t level;
  87. rt_int32_t irqindex = -1;
  88. irqindex = pin;
  89. level = rt_hw_interrupt_disable();
  90. if(am_pin_irq_hdr_tab[irqindex].pin == pin &&
  91. am_pin_irq_hdr_tab[irqindex].hdr == hdr &&
  92. am_pin_irq_hdr_tab[irqindex].mode == mode &&
  93. am_pin_irq_hdr_tab[irqindex].args == args
  94. )
  95. {
  96. rt_hw_interrupt_enable(level);
  97. return RT_EOK;
  98. }
  99. if(am_pin_irq_hdr_tab[irqindex].pin != -1)
  100. {
  101. rt_hw_interrupt_enable(level);
  102. return -RT_EBUSY;
  103. }
  104. am_pin_irq_hdr_tab[irqindex].pin = pin;
  105. am_pin_irq_hdr_tab[irqindex].hdr = hdr;
  106. am_pin_irq_hdr_tab[irqindex].mode = mode;
  107. am_pin_irq_hdr_tab[irqindex].args = args;
  108. rt_hw_interrupt_enable(level);
  109. return RT_EOK;
  110. }
  111. rt_err_t am_pin_dettach_irq(struct rt_device *device, rt_int32_t pin)
  112. {
  113. rt_base_t level;
  114. rt_int32_t irqindex = -1;
  115. irqindex = pin;
  116. level = rt_hw_interrupt_disable();
  117. if(am_pin_irq_hdr_tab[irqindex].pin == -1)
  118. {
  119. rt_hw_interrupt_enable(level);
  120. return RT_EOK;
  121. }
  122. am_pin_irq_hdr_tab[irqindex].pin = -1;
  123. am_pin_irq_hdr_tab[irqindex].hdr = RT_NULL;
  124. am_pin_irq_hdr_tab[irqindex].mode = 0;
  125. am_pin_irq_hdr_tab[irqindex].args = RT_NULL;
  126. rt_hw_interrupt_enable(level);
  127. return RT_EOK;
  128. }
  129. rt_err_t am_pin_irq_enable(struct rt_device *device, rt_base_t pin, rt_uint32_t enabled)
  130. {
  131. rt_base_t level;
  132. rt_int32_t irqindex = -1;
  133. irqindex = pin;
  134. if (enabled == PIN_IRQ_ENABLE)
  135. {
  136. level = rt_hw_interrupt_disable();
  137. /* Configure the GPIO/button interrupt polarity */
  138. if (am_pin_irq_hdr_tab[irqindex].mode == PIN_IRQ_MODE_RISING)
  139. {
  140. am_hal_gpio_int_polarity_bit_set(am_pin_irq_hdr_tab[irqindex].pin, AM_HAL_GPIO_RISING);
  141. }
  142. else if (am_pin_irq_hdr_tab[irqindex].mode == PIN_IRQ_MODE_FALLING)
  143. {
  144. am_hal_gpio_int_polarity_bit_set(am_pin_irq_hdr_tab[irqindex].pin, AM_HAL_GPIO_FALLING);
  145. }
  146. /* Clear the GPIO Interrupt (write to clear) */
  147. am_hal_gpio_int_clear(AM_HAL_GPIO_BIT(am_pin_irq_hdr_tab[irqindex].pin));
  148. /* Enable the GPIO/button interrupt */
  149. am_hal_gpio_int_enable(AM_HAL_GPIO_BIT(am_pin_irq_hdr_tab[irqindex].pin));
  150. rt_hw_interrupt_enable(level);
  151. }
  152. else if (enabled == PIN_IRQ_DISABLE)
  153. {
  154. if (am_hal_gpio_int_enable_get() != AM_HAL_GPIO_BIT(am_pin_irq_hdr_tab[irqindex].pin))
  155. {
  156. return RT_ENOSYS;
  157. }
  158. /* Disable the GPIO/button interrupt */
  159. am_hal_gpio_int_disable(AM_HAL_GPIO_BIT(am_pin_irq_hdr_tab[irqindex].pin));
  160. }
  161. else
  162. {
  163. return RT_ENOSYS;
  164. }
  165. return RT_EOK;
  166. }
  167. const static struct rt_pin_ops am_pin_ops =
  168. {
  169. am_pin_mode,
  170. am_pin_write,
  171. am_pin_read,
  172. am_pin_attach_irq,
  173. am_pin_dettach_irq,
  174. am_pin_irq_enable,
  175. RT_NULL,
  176. };
  177. int rt_hw_pin_init(void)
  178. {
  179. rt_device_pin_register("pin", &am_pin_ops, RT_NULL);
  180. //rt_device_pin_irq_register("pin", &am_pin_ops, RT_NULL);
  181. //rt_kprintf("pin_init!\n");
  182. return 0;
  183. }
  184. INIT_BOARD_EXPORT(rt_hw_pin_init);
  185. #endif
  186. /*@}*/