board.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2022-12-28 luobeihai first version
  9. */
  10. #include "board.h"
  11. void apm32_usart_init(void)
  12. {
  13. GPIO_Config_T GPIO_ConfigStruct;
  14. #ifdef BSP_USING_UART1
  15. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOA | RCM_APB2_PERIPH_USART1);
  16. GPIO_ConfigStruct.mode = GPIO_MODE_AF_PP;
  17. GPIO_ConfigStruct.pin = GPIO_PIN_9;
  18. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  19. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  20. GPIO_ConfigStruct.mode = GPIO_MODE_IN_FLOATING;
  21. GPIO_ConfigStruct.pin = GPIO_PIN_10;
  22. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  23. #endif
  24. #ifdef BSP_USING_UART2
  25. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOA);
  26. RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_USART2);
  27. GPIO_ConfigStruct.mode = GPIO_MODE_AF_PP;
  28. GPIO_ConfigStruct.pin = GPIO_PIN_2;
  29. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  30. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  31. GPIO_ConfigStruct.mode = GPIO_MODE_IN_FLOATING;
  32. GPIO_ConfigStruct.pin = GPIO_PIN_3;
  33. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  34. #endif
  35. #ifdef BSP_USING_UART3
  36. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOB);
  37. RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_USART3);
  38. GPIO_ConfigStruct.mode = GPIO_MODE_AF_PP;
  39. GPIO_ConfigStruct.pin = GPIO_PIN_10;
  40. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  41. GPIO_Config(GPIOB, &GPIO_ConfigStruct);
  42. GPIO_ConfigStruct.mode = GPIO_MODE_IN_FLOATING;
  43. GPIO_ConfigStruct.pin = GPIO_PIN_11;
  44. GPIO_Config(GPIOB, &GPIO_ConfigStruct);
  45. #endif
  46. #ifdef BSP_USING_UART4
  47. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOC);
  48. RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_UART4);
  49. /* Configure USART Tx as alternate function push-pull */
  50. GPIO_ConfigStruct.mode = GPIO_MODE_AF_PP;
  51. GPIO_ConfigStruct.pin = GPIO_PIN_10;
  52. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  53. GPIO_Config(GPIOC, &GPIO_ConfigStruct);
  54. /* Configure USART Rx as input floating */
  55. GPIO_ConfigStruct.mode = GPIO_MODE_IN_FLOATING;
  56. GPIO_ConfigStruct.pin = GPIO_PIN_11;
  57. GPIO_Config(GPIOC, &GPIO_ConfigStruct);
  58. #endif
  59. }
  60. void apm32_msp_spi_init(void *Instance)
  61. {
  62. #ifdef BSP_USING_SPI
  63. GPIO_Config_T gpioConfig;
  64. SPI_T *spi_x = (SPI_T *)Instance;
  65. if(spi_x == SPI3)
  66. {
  67. /* Enable related Clock */
  68. RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_SPI3);
  69. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOB | RCM_APB2_PERIPH_AFIO);
  70. GPIO_ConfigPinRemap(GPIO_REMAP_SWJ_JTAGDISABLE);
  71. /* Configure FLASH_SPI pins: SCK */
  72. gpioConfig.pin = GPIO_PIN_3;
  73. gpioConfig.mode = GPIO_MODE_AF_PP;
  74. gpioConfig.speed = GPIO_SPEED_50MHz;
  75. GPIO_Config(GPIOB, &gpioConfig);
  76. /* Configure FLASH_SPI pins: MOSI */
  77. gpioConfig.pin = GPIO_PIN_5;
  78. GPIO_Config(GPIOB, &gpioConfig);
  79. /* Configure FLASH_SPI pins: MISO */
  80. gpioConfig.pin = GPIO_PIN_4;
  81. gpioConfig.mode = GPIO_MODE_IN_FLOATING;
  82. GPIO_Config(GPIOB, &gpioConfig);
  83. }
  84. #endif
  85. }
  86. void apm32_msp_timer_init(void *Instance)
  87. {
  88. #ifdef BSP_USING_PWM
  89. GPIO_Config_T gpio_config;
  90. TMR_T *tmr_x = (TMR_T *)Instance;
  91. if (tmr_x == TMR3)
  92. {
  93. RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_TMR3);
  94. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOC | RCM_APB2_PERIPH_AFIO);
  95. GPIO_ConfigPinRemap(GPIO_FULL_REMAP_TMR3);
  96. /* TMR3 channel 1 gpio config */
  97. gpio_config.pin = GPIO_PIN_6;
  98. gpio_config.mode = GPIO_MODE_AF_PP;
  99. gpio_config.speed = GPIO_SPEED_50MHz;
  100. GPIO_Config(GPIOC, &gpio_config);
  101. /* TMR3 channel 2 gpio config */
  102. gpio_config.pin = GPIO_PIN_7;
  103. GPIO_Config(GPIOC, &gpio_config);
  104. /* TMR3 channel 3 gpio config */
  105. gpio_config.pin = GPIO_PIN_8;
  106. GPIO_Config(GPIOC, &gpio_config);
  107. /* TMR3 channel 4 gpio config */
  108. gpio_config.pin = GPIO_PIN_9;
  109. GPIO_Config(GPIOC, &gpio_config);
  110. }
  111. #endif
  112. }
  113. /*
  114. * phy reset
  115. */
  116. void phy_reset(void)
  117. {
  118. /* TODO */
  119. }
  120. /*
  121. * GPIO Configuration for ETH
  122. */
  123. void apm32_msp_eth_init(void *instance)
  124. {
  125. #ifdef BSP_USING_ETH
  126. GPIO_Config_T GPIO_ConfigStruct;
  127. /* Enable SYSCFG clock */
  128. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_AFIO);
  129. /* Enable GPIOs clocks */
  130. RCM_EnableAPB2PeriphClock(RCM_APB2_PERIPH_GPIOA | RCM_APB2_PERIPH_GPIOB
  131. | RCM_APB2_PERIPH_GPIOC | RCM_APB2_PERIPH_GPIOD);
  132. /* ETHERNET pins remapp in APM32107-EVAL board: RX_DV and RxD[3:0] */
  133. GPIO_ConfigPinRemap(GPIO_REMAP_ETH_MAC);
  134. /* MII/RMII Media interface selection */
  135. GPIO_ConfigPinRemap(GPIO_REMAP_MACEISEL_RMII);
  136. /*********************** Ethernet pins configuration ***************************/
  137. /*
  138. ETH_MDIO -------------------------> PA2
  139. ETH_MDC --------------------------> PC1
  140. ETH_MII_RX_CLK/ETH_RMII_REF_CLK---> PA1
  141. ETH_MII_RX_DV/ETH_RMII_CRS_DV ----> PD8
  142. ETH_MII_RXD0/ETH_RMII_RXD0 -------> PD9
  143. ETH_MII_RXD1/ETH_RMII_RXD1 -------> PD10
  144. ETH_MII_TX_EN/ETH_RMII_TX_EN -----> PB11
  145. ETH_MII_TXD0/ETH_RMII_TXD0 -------> PB12
  146. ETH_MII_TXD1/ETH_RMII_TXD1 -------> PB13
  147. */
  148. GPIO_ConfigStruct.pin = GPIO_PIN_1;
  149. GPIO_ConfigStruct.mode = GPIO_MODE_IN_FLOATING;
  150. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  151. GPIO_ConfigStruct.pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
  152. GPIO_ConfigStruct.mode = GPIO_MODE_IN_FLOATING;
  153. GPIO_Config(GPIOD, &GPIO_ConfigStruct);
  154. /* Configure PA2 */
  155. GPIO_ConfigStruct.pin = GPIO_PIN_2;
  156. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  157. GPIO_ConfigStruct.mode = GPIO_MODE_AF_PP;
  158. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  159. GPIO_ConfigStruct.pin = GPIO_PIN_1;
  160. GPIO_Config(GPIOC, &GPIO_ConfigStruct);
  161. /* Configure PB11, PB12, PB13 as alternate function push-pull */
  162. GPIO_ConfigStruct.pin = GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13;
  163. GPIO_Config(GPIOB, &GPIO_ConfigStruct);
  164. /* ETH and CAN shared PB8, RMII Mode PB8 Must be output low */
  165. GPIO_ConfigStruct.pin = GPIO_PIN_8;
  166. GPIO_ConfigStruct.mode = GPIO_MODE_OUT_PP;
  167. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  168. GPIO_Config(GPIOB, &GPIO_ConfigStruct);
  169. GPIO_ResetBit(GPIOB, GPIO_PIN_8);
  170. /* Configure PA8 output 25MHz clock */
  171. GPIO_ConfigStruct.pin = GPIO_PIN_8;
  172. GPIO_ConfigStruct.speed = GPIO_SPEED_50MHz;
  173. GPIO_ConfigStruct.mode = GPIO_MODE_AF_PP;
  174. GPIO_Config(GPIOA, &GPIO_ConfigStruct);
  175. /* Set PLL3 clock output to 50MHz (25MHz /5 *10 =50MHz) */
  176. RCM_ConfigPLL3(RCM_PLL3MF_10);
  177. /* Enable PLL3 */
  178. RCM_EnablePLL3();
  179. /* Wait till PLL3 is ready */
  180. while(RCM_ReadStatusFlag(RCM_FLAG_PLL3RDY) == RESET);
  181. /* Get PLL3 clock on PA8 pin (MCO) */
  182. RCM_ConfigMCO(RCM_MCOCLK_PLL3CLK);
  183. #endif
  184. }