apm32f10x_spi.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335
  1. /*!
  2. * @file apm32f10x_spi.h
  3. *
  4. * @brief This file contains all the functions prototypes for the SPI firmware library
  5. *
  6. * @version V1.0.4
  7. *
  8. * @date 2022-12-01
  9. *
  10. * @attention
  11. *
  12. * Copyright (C) 2020-2022 Geehy Semiconductor
  13. *
  14. * You may not use this file except in compliance with the
  15. * GEEHY COPYRIGHT NOTICE (GEEHY SOFTWARE PACKAGE LICENSE).
  16. *
  17. * The program is only for reference, which is distributed in the hope
  18. * that it will be useful and instructional for customers to develop
  19. * their software. Unless required by applicable law or agreed to in
  20. * writing, the program is distributed on an "AS IS" BASIS, WITHOUT
  21. * ANY WARRANTY OR CONDITIONS OF ANY KIND, either express or implied.
  22. * See the GEEHY SOFTWARE PACKAGE LICENSE for the governing permissions
  23. * and limitations under the License.
  24. */
  25. /* Define to prevent recursive inclusion */
  26. #ifndef __APM32F10X_SPI_H
  27. #define __APM32F10X_SPI_H
  28. /* Includes */
  29. #include "apm32f10x.h"
  30. #ifdef __cplusplus
  31. extern "C" {
  32. #endif
  33. /** @addtogroup APM32F10x_StdPeriphDriver
  34. @{
  35. */
  36. /** @addtogroup SPI_Driver SPI Driver
  37. @{
  38. */
  39. /** @defgroup SPI_Enumerations Enumerations
  40. @{
  41. */
  42. /**
  43. * @brief SPI data direction mode
  44. */
  45. typedef enum
  46. {
  47. SPI_DIRECTION_2LINES_FULLDUPLEX = 0x0000,
  48. SPI_DIRECTION_2LINES_RXONLY = 0x0400,
  49. SPI_DIRECTION_1LINE_RX = 0x8000,
  50. SPI_DIRECTION_1LINE_TX = 0xC000
  51. } SPI_DIRECTION_T;
  52. /**
  53. * @brief SPI mode
  54. */
  55. typedef enum
  56. {
  57. SPI_MODE_MASTER = 0x0104,
  58. SPI_MODE_SLAVE = 0x0000
  59. } SPI_MODE_T;
  60. /**
  61. * @brief SPI Data length
  62. */
  63. typedef enum
  64. {
  65. SPI_DATA_LENGTH_16B = 0x0800,
  66. SPI_DATA_LENGTH_8B = 0x0000
  67. } SPI_DATA_LENGTH_T;
  68. /**
  69. * @brief SPI Clock Polarity
  70. */
  71. typedef enum
  72. {
  73. SPI_CLKPOL_LOW = 0x0000,
  74. SPI_CLKPOL_HIGH = 0x0002
  75. } SPI_CLKPOL_T;
  76. /**
  77. * @brief SPI Clock Phase
  78. */
  79. typedef enum
  80. {
  81. SPI_CLKPHA_1EDGE = 0x0000,
  82. SPI_CLKPHA_2EDGE = 0x0001
  83. } SPI_CLKPHA_T;
  84. /**
  85. * @brief SPI Slave Select management
  86. */
  87. typedef enum
  88. {
  89. SPI_NSS_SOFT = 0x0200,
  90. SPI_NSS_HARD = 0x0000
  91. } SPI_NSS_T;
  92. /**
  93. * @brief SPI BaudRate Prescaler
  94. */
  95. typedef enum
  96. {
  97. SPI_BAUDRATE_DIV_2 = 0x0000,
  98. SPI_BAUDRATE_DIV_4 = 0x0008,
  99. SPI_BAUDRATE_DIV_8 = 0x0010,
  100. SPI_BAUDRATE_DIV_16 = 0x0018,
  101. SPI_BAUDRATE_DIV_32 = 0x0020,
  102. SPI_BAUDRATE_DIV_64 = 0x0028,
  103. SPI_BAUDRATE_DIV_128 = 0x0030,
  104. SPI_BAUDRATE_DIV_256 = 0x0038,
  105. } SPI_BAUDRATE_DIV_T;
  106. /**
  107. * @brief SPI MSB LSB transmission
  108. */
  109. typedef enum
  110. {
  111. SPI_FIRSTBIT_MSB = 0x0000,
  112. SPI_FIRSTBIT_LSB = 0x0080
  113. } SPI_FIRSTBIT_T;
  114. /**
  115. * @brief I2S Mode
  116. */
  117. typedef enum
  118. {
  119. I2S_MODE_SLAVE_TX = 0x0000,
  120. I2S_MODE_SLAVE_RX = 0x0100,
  121. I2S_MODE_MASTER_TX = 0x0200,
  122. I2S_MODE_MASTER_RX = 0x0300
  123. } I2S_MODE_T;
  124. /**
  125. * @brief I2S Standard
  126. */
  127. typedef enum
  128. {
  129. I2S_STANDARD_PHILLIPS = 0x0000,
  130. I2S_STANDARD_MSB = 0x0010,
  131. I2S_STANDARD_LSB = 0x0020,
  132. I2S_STANDARD_PCMSHORT = 0x0030,
  133. I2S_STANDARD_PCMLONG = 0x00B0
  134. } I2S_STANDARD_T;
  135. /**
  136. * @brief I2S data length
  137. */
  138. typedef enum
  139. {
  140. I2S_DATA_LENGHT_16B = 0x0000,
  141. I2S_DATA_LENGHT_16BEX = 0x0001,
  142. I2S_DATA_LENGHT_24B = 0x0003,
  143. I2S_DATA_LENGHT_32B = 0x0005,
  144. } I2S_DATA_LENGTH_T;
  145. /**
  146. * @brief I2S_MCLK_Output
  147. */
  148. typedef enum
  149. {
  150. I2S_MCLK_OUTPUT_DISABLE = 0x0000,
  151. I2S_MCLK_OUTPUT_ENABLE = 0x0200,
  152. } I2S_MCLK_OUTPUT_T;
  153. /**
  154. * @brief I2S Audio divider
  155. */
  156. typedef enum
  157. {
  158. I2S_AUDIO_DIV_192K = 192000,
  159. I2S_AUDIO_DIV_96K = 96000,
  160. I2S_AUDIO_DIV_48K = 48000,
  161. I2S_AUDIO_DIV_44K = 44100,
  162. I2S_AUDIO_DIV_32K = 32000,
  163. I2S_AUDIO_DIV_22K = 22050,
  164. I2S_AUDIO_DIV_16K = 16000,
  165. I2S_AUDIO_DIV_11K = 11025,
  166. I2S_AUDIO_DIV_8K = 8000,
  167. I2S_AUDIO_DIV_DEFAULT = 2
  168. } I2S_AUDIO_DIV_T;
  169. /**
  170. * @brief I2S Clock Polarity
  171. */
  172. typedef enum
  173. {
  174. I2S_CLKPOL_LOW = 0x0000,
  175. I2S_CLKPOL_HIGH = 0x0008
  176. } I2S_CLKPOL_T;
  177. /**
  178. * @brief SPI Direction select
  179. */
  180. typedef enum
  181. {
  182. SPI_DIRECTION_RX = 0xBFFF,
  183. SPI_DIRECTION_TX = 0x4000
  184. } SPI_DIRECTION_SELECT_T;
  185. /**
  186. * @brief SPI interrupts definition
  187. */
  188. typedef enum
  189. {
  190. SPI_I2S_INT_TXBE = 0x8002,
  191. SPI_I2S_INT_RXBNE = 0x4001,
  192. SPI_I2S_INT_ERR = 0x2000,
  193. SPI_I2S_INT_OVR = 0x2040,
  194. SPI_INT_CRCE = 0x2010,
  195. SPI_INT_ME = 0x2020,
  196. I2S_INT_UDR = 0x2008
  197. } SPI_I2S_INT_T;
  198. /**
  199. * @brief SPI flags definition
  200. */
  201. typedef enum
  202. {
  203. SPI_FLAG_RXBNE = 0x0001,
  204. SPI_FLAG_TXBE = 0x0002,
  205. I2S_FLAG_SCHDIR = 0x0004,
  206. I2S_FLAG_UDR = 0x0008,
  207. SPI_FLAG_CRCE = 0x0010,
  208. SPI_FLAG_ME = 0x0020,
  209. SPI_FLAG_OVR = 0x0040,
  210. SPI_FLAG_BSY = 0x0080
  211. } SPI_FLAG_T;
  212. /**
  213. * @brief SPI I2S DMA requests
  214. */
  215. typedef enum
  216. {
  217. SPI_I2S_DMA_REQ_TX = 0x0002,
  218. SPI_I2S_DMA_REQ_RX = 0x0001
  219. } SPI_I2S_DMA_REQ_T;
  220. /**@} end of group SPI_Enumerations*/
  221. /** @addtogroup SPI_Structures Structures
  222. @{
  223. */
  224. /**
  225. * @brief SPI Config structure definition
  226. */
  227. typedef struct
  228. {
  229. SPI_MODE_T mode;
  230. SPI_DATA_LENGTH_T length;
  231. SPI_CLKPHA_T phase;
  232. SPI_CLKPOL_T polarity;
  233. SPI_NSS_T nss;
  234. SPI_FIRSTBIT_T firstBit;
  235. SPI_DIRECTION_T direction;
  236. SPI_BAUDRATE_DIV_T baudrateDiv;
  237. uint16_t crcPolynomial;
  238. } SPI_Config_T;
  239. /**
  240. * @brief I2S Config structure definition
  241. */
  242. typedef struct
  243. {
  244. I2S_MODE_T mode;
  245. I2S_STANDARD_T standard;
  246. I2S_DATA_LENGTH_T length;
  247. I2S_MCLK_OUTPUT_T MCLKOutput;
  248. I2S_AUDIO_DIV_T audioDiv;
  249. I2S_CLKPOL_T polarity;
  250. } I2S_Config_T;
  251. /**@} end of group SPI_Structures */
  252. /** @defgroup SPI_Functions Functions
  253. @{
  254. */
  255. /* Reset and Configuration */
  256. void SPI_I2S_Reset(SPI_T* spi);
  257. void SPI_Config(SPI_T* spi, SPI_Config_T* spiConfig);
  258. void I2S_Config(SPI_T* spi, I2S_Config_T* i2sConfig);
  259. void SPI_ConfigStructInit(SPI_Config_T* spiConfig);
  260. void I2S_ConfigStructInit(I2S_Config_T* i2sConfig);
  261. void SPI_Enable(SPI_T* spi);
  262. void SPI_Disable(SPI_T* spi);
  263. void I2S_Enable(SPI_T* spi);
  264. void I2S_Disable(SPI_T* spi);
  265. void SPI_I2S_TxData(SPI_T* spi, uint16_t data);
  266. uint16_t SPI_I2S_RxData(SPI_T* spi);
  267. void SPI_SetSoftwareNSS(SPI_T* spi);
  268. void SPI_ResetSoftwareNSS(SPI_T* spi);
  269. void SPI_EnableSSOutput(SPI_T* spi);
  270. void SPI_DisableSSOutput(SPI_T* spi);
  271. void SPI_ConfigDataSize(SPI_T* spi, SPI_DATA_LENGTH_T length);
  272. /* DMA */
  273. void SPI_I2S_EnableDMA(SPI_T* spi, SPI_I2S_DMA_REQ_T dmaReq);
  274. void SPI_I2S_DisableDMA(SPI_T* spi, SPI_I2S_DMA_REQ_T dmaReq);
  275. /* CRC */
  276. void SPI_TxCRC(SPI_T* spi);
  277. void SPI_EnableCRC(SPI_T* spi);
  278. void SPI_DisableCRC(SPI_T* spi);
  279. uint16_t SPI_ReadTxCRC(SPI_T* spi);
  280. uint16_t SPI_ReadRxCRC(SPI_T* spi);
  281. uint16_t SPI_ReadCRCPolynomial(SPI_T* spi);
  282. void SPI_ConfigBiDirectionalLine(SPI_T* spi, SPI_DIRECTION_SELECT_T direction);
  283. /* Interrupts and flag */
  284. void SPI_I2S_EnableInterrupt(SPI_T* spi, SPI_I2S_INT_T interrupt);
  285. void SPI_I2S_DisableInterrupt(SPI_T* spi, SPI_I2S_INT_T interrupt);
  286. uint8_t SPI_I2S_ReadStatusFlag(SPI_T* spi, SPI_FLAG_T flag);
  287. void SPI_I2S_ClearStatusFlag(SPI_T* spi, SPI_FLAG_T flag);
  288. uint8_t SPI_I2S_ReadIntFlag(SPI_T* spi, SPI_I2S_INT_T flag);
  289. void SPI_I2S_ClearIntFlag(SPI_T* spi, SPI_I2S_INT_T flag);
  290. /**@} end of group SPI_Functions */
  291. /**@} end of group SPI_Driver */
  292. /**@} end of group APM32F10x_StdPeriphDriver */
  293. #ifdef __cplusplus
  294. }
  295. #endif
  296. #endif /* __APM32F10X_SPI_H */