at32f421_pwc.h 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. /**
  2. **************************************************************************
  3. * @file at32f421_pwc.h
  4. * @brief at32f421 pwc header file
  5. **************************************************************************
  6. * Copyright notice & Disclaimer
  7. *
  8. * The software Board Support Package (BSP) that is made available to
  9. * download from Artery official website is the copyrighted work of Artery.
  10. * Artery authorizes customers to use, copy, and distribute the BSP
  11. * software and its related documentation for the purpose of design and
  12. * development in conjunction with Artery microcontrollers. Use of the
  13. * software is governed by this copyright notice and the following disclaimer.
  14. *
  15. * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  16. * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  17. * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  18. * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  19. * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  20. * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  21. *
  22. **************************************************************************
  23. */
  24. /* Define to prevent recursive inclusion -------------------------------------*/
  25. #ifndef __AT32F421_PWC_H
  26. #define __AT32F421_PWC_H
  27. #ifdef __cplusplus
  28. extern "C" {
  29. #endif
  30. /* Includes ------------------------------------------------------------------*/
  31. #include "at32f421.h"
  32. /** @addtogroup AT32F421_periph_driver
  33. * @{
  34. */
  35. /** @addtogroup PWC
  36. * @{
  37. */
  38. /** @defgroup PWC_flags_definition
  39. * @brief pwc flag
  40. * @{
  41. */
  42. #define PWC_WAKEUP_FLAG ((uint32_t)0x00000001) /*!< wakeup flag */
  43. #define PWC_STANDBY_FLAG ((uint32_t)0x00000002) /*!< standby flag */
  44. #define PWC_PVM_OUTPUT_FLAG ((uint32_t)0x00000004) /*!< pvm output flag */
  45. /**
  46. * @}
  47. */
  48. /**
  49. * @brief pwc wakeup pin num definition
  50. */
  51. #define PWC_WAKEUP_PIN_1 ((uint32_t)0x00000100) /*!< standby wake-up pin1 */
  52. #define PWC_WAKEUP_PIN_2 ((uint32_t)0x00000200) /*!< standby wake-up pin2 */
  53. #define PWC_WAKEUP_PIN_6 ((uint32_t)0x00002000) /*!< standby wake-up pin6 */
  54. #define PWC_WAKEUP_PIN_7 ((uint32_t)0x00004000) /*!< standby wake-up pin7 */
  55. /** @defgroup PWC_exported_types
  56. * @{
  57. */
  58. /**
  59. * @brief pwc pvm voltage type
  60. */
  61. typedef enum
  62. {
  63. PWC_PVM_VOLTAGE_2V3 = 0x01, /*!< power voltage monitoring boundary 2.3v */
  64. PWC_PVM_VOLTAGE_2V4 = 0x02, /*!< power voltage monitoring boundary 2.4v */
  65. PWC_PVM_VOLTAGE_2V5 = 0x03, /*!< power voltage monitoring boundary 2.5v */
  66. PWC_PVM_VOLTAGE_2V6 = 0x04, /*!< power voltage monitoring boundary 2.6v */
  67. PWC_PVM_VOLTAGE_2V7 = 0x05, /*!< power voltage monitoring boundary 2.7v */
  68. PWC_PVM_VOLTAGE_2V8 = 0x06, /*!< power voltage monitoring boundary 2.8v */
  69. PWC_PVM_VOLTAGE_2V9 = 0x07 /*!< power voltage monitoring boundary 2.9v */
  70. } pwc_pvm_voltage_type;
  71. /**
  72. * @brief pwc sleep enter type
  73. */
  74. typedef enum
  75. {
  76. PWC_SLEEP_ENTER_WFI = 0x00, /*!< use wfi enter sleep mode */
  77. PWC_SLEEP_ENTER_WFE = 0x01 /*!< use wfe enter sleep mode */
  78. } pwc_sleep_enter_type;
  79. /**
  80. * @brief pwc deep sleep enter type
  81. */
  82. typedef enum
  83. {
  84. PWC_DEEP_SLEEP_ENTER_WFI = 0x00, /*!< use wfi enter deepsleep mode */
  85. PWC_DEEP_SLEEP_ENTER_WFE = 0x01 /*!< use wfe enter deepsleep mode */
  86. } pwc_deep_sleep_enter_type;
  87. /**
  88. * @brief pwc regulator type
  89. */
  90. typedef enum
  91. {
  92. PWC_REGULATOR_ON = 0x00, /*!< voltage regulator state on when deepsleep mode */
  93. PWC_REGULATOR_LOW_POWER = 0x01, /*!< voltage regulator state low power when deepsleep mode */
  94. PWC_REGULATOR_EXTRA_LOW_POWER = 0x02 /*!< voltage regulator state extra low power when deepsleep mode */
  95. } pwc_regulator_type;
  96. /**
  97. * @brief type define pwc register all
  98. */
  99. typedef struct
  100. {
  101. /**
  102. * @brief pwc ctrl register, offset:0x00
  103. */
  104. union
  105. {
  106. __IO uint32_t ctrl;
  107. struct
  108. {
  109. __IO uint32_t vrsel : 1; /* [0] */
  110. __IO uint32_t lpsel : 1; /* [1] */
  111. __IO uint32_t clswef : 1; /* [2] */
  112. __IO uint32_t clsef : 1; /* [3] */
  113. __IO uint32_t pvmen : 1; /* [4] */
  114. __IO uint32_t pvmsel : 3; /* [7:5] */
  115. __IO uint32_t bpwen : 1; /* [8] */
  116. __IO uint32_t reserved1 : 23;/* [31:9] */
  117. } ctrl_bit;
  118. };
  119. /**
  120. * @brief pwc ctrlsts register, offset:0x04
  121. */
  122. union
  123. {
  124. __IO uint32_t ctrlsts;
  125. struct
  126. {
  127. __IO uint32_t swef : 1; /* [0] */
  128. __IO uint32_t sef : 1; /* [1] */
  129. __IO uint32_t pvmof : 1; /* [2] */
  130. __IO uint32_t reserved1 : 5; /* [7:3] */
  131. __IO uint32_t swpen1 : 1; /* [8] */
  132. __IO uint32_t swpen2 : 1; /* [9] */
  133. __IO uint32_t reserved2 : 3; /* [12:10] */
  134. __IO uint32_t swpen6 : 1; /* [13] */
  135. __IO uint32_t swpen7 : 1; /* [14] */
  136. __IO uint32_t reserved3 : 17;/* [31:15] */
  137. } ctrlsts_bit;
  138. };
  139. /**
  140. * @brief pwc reserved register, offset:0x08~0x1C
  141. */
  142. __IO uint32_t reserved1[6];
  143. /**
  144. * @brief pwc ctrl2 register, offset:0x20
  145. */
  146. union
  147. {
  148. __IO uint32_t ctrl2;
  149. struct
  150. {
  151. __IO uint32_t reserved1 : 5;/* [4:0] */
  152. __IO uint32_t vrexlpen : 1; /* [5] */
  153. __IO uint32_t reserved2 : 26;/* [31:6] */
  154. } ctrl2_bit;
  155. };
  156. } pwc_type;
  157. /**
  158. * @}
  159. */
  160. #define PWC ((pwc_type *) PWC_BASE)
  161. /** @defgroup PWC_exported_functions
  162. * @{
  163. */
  164. void pwc_reset(void);
  165. void pwc_battery_powered_domain_access(confirm_state new_state);
  166. void pwc_pvm_level_select(pwc_pvm_voltage_type pvm_voltage);
  167. void pwc_power_voltage_monitor_enable(confirm_state new_state);
  168. void pwc_wakeup_pin_enable(uint32_t pin_num, confirm_state new_state);
  169. void pwc_flag_clear(uint32_t pwc_flag);
  170. flag_status pwc_flag_get(uint32_t pwc_flag);
  171. void pwc_sleep_mode_enter(pwc_sleep_enter_type pwc_sleep_enter);
  172. void pwc_deep_sleep_mode_enter(pwc_deep_sleep_enter_type pwc_deep_sleep_enter);
  173. void pwc_voltage_regulate_set(pwc_regulator_type pwc_regulator);
  174. void pwc_standby_mode_enter(void);
  175. /**
  176. * @}
  177. */
  178. /**
  179. * @}
  180. */
  181. /**
  182. * @}
  183. */
  184. #ifdef __cplusplus
  185. }
  186. #endif
  187. #endif