Home Explore Help
Register Sign In
lqb
/
rt-thread
mirror of https://gitee.com/rtthread/rt-thread.git
1
0
Fork 0
Files Issues 0 Wiki
Tree: v5.0.2
Branches Tags
rt-thread
/
libcpu
/
ti-dsp
/
c6x
/
vector.asm

vector.asm 2.1 KB
Permalink History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495 
  1. ;
    2. 

  2. ; Copyright (c) 2021, Shenzhen Academy of Aerospace Technology
    3. 

  3. ;
    4. 

  4. ; SPDX-License-Identifier: Apache-2.0
    5. 

  5. ;
    6. 

  6. ; Change Logs:
    7. 

  7. ; Date           Author       Notes
    8. 

  8. ; 2021-11-16     Dystopia     the first version
    9. 

  9. ;
    10. 

  10. 

  11. ;-----------------------------------------------------------
    12. 

  12. ;           interrupt vector table for C6000 DSP
    13. 

  13. ;-----------------------------------------------------------
    14. 

  14. 

  15. ;-----------------------------------------------------------
    16. 

  16. ;                       extern function
    17. 

  17. ;-----------------------------------------------------------
    18. 

  18.     .ref _c_int00       ; entry point
    19. 

  19.     .ref _nmi_handler
    20. 

  20.     .ref _bad_handler
    21. 

  21.     .ref _int4_handler
    22. 

  22.     .ref _int5_handler
    23. 

  23.     .ref _int6_handler
    24. 

  24.     .ref _int7_handler
    25. 

  25.     .ref _int8_handler
    26. 

  26.     .ref _int9_handler
    27. 

  27.     .ref _int10_handler
    28. 

  28.     .ref _int11_handler
    29. 

  29.     .ref _int12_handler
    30. 

  30.     .ref _int13_handler
    31. 

  31.     .ref _int14_handler
    32. 

  32.     .ref _int15_handler
    33. 

  33. 

  34. ;-----------------------------------------------------------
    35. 

  35. ;                       macro definition
    36. 

  36. ;-----------------------------------------------------------
    37. 

  37. 

  38. ;
    39. 

  39. ; create interrupt vector for reset (interrupt 0)
    40. 

  40. ;
    41. 

  41. VEC_RESET .macro addr
    42. 

  42.     MVKL  addr,B0
    43. 

  43.     MVKH  addr,B0
    44. 

  44.     B     B0
    45. 

  45.     MVC   PCE1,B0
    46. 

  46.     NOP   4
    47. 

  47.     .align 32
    48. 

  48.     .endm
    49. 

  49. 

  50. ;
    51. 

  51. ; create interrupt vector for other used interrupts
    52. 

  52. ;
    53. 

  53. IRQVEC  .macro  __name, __isr
    54. 

  54.     .align 32
    55. 

  55.     .hidden __name
    56. 

  56.     .global __name
    57. 

  57. __name:
    58. 

  58.     B   .S2 __isr
    59. 

  59.     NOP
    60. 

  60.     NOP
    61. 

  61.     NOP
    62. 

  62.     NOP
    63. 

  63.     NOP
    64. 

  64.     NOP
    65. 

  65.     NOP
    66. 

  66.         .endm
    67. 

  67. ;
    68. 

  68. ;-----------------------------------------------------------
    69. 

  69. ;
    70. 

  70. 

  71. ;
    72. 

  72. ; vector table
    73. 

  73. ;
    74. 

  74.     .sect ".vecs"
    75. 

  75.     .align 32
    76. 

  76.     .global vector
    77. 

  77. vector:
    78. 

  78.     VEC_RESET       _c_int00
    79. 

  79.     IRQVEC NMI,     _nmi_handler
    80. 

  80.     IRQVEC AINT,    _bad_handler
    81. 

  81.     IRQVEC MSGINT,  _bad_handler
    82. 

  82.     IRQVEC INT4,    _int4_handler
    83. 

  83.     IRQVEC INT5,    _int5_handler
    84. 

  84.     IRQVEC INT6,    _int6_handler
    85. 

  85.     IRQVEC INT7,    _int7_handler
    86. 

  86.     IRQVEC INT8,    _int8_handler
    87. 

  87.     IRQVEC INT9,    _int9_handler
    88. 

  88.     IRQVEC INT10,   _int10_handler
    89. 

  89.     IRQVEC INT11,   _int11_handler
    90. 

  90.     IRQVEC INT12,   _int12_handler
    91. 

  91.     IRQVEC INT13,   _int13_handler
    92. 

  92.     IRQVEC INT14,   _int14_handler
    93. 

  93.     IRQVEC INT15,   _int15_handler
    94. 

  94. 

  95.     .end
    96.