1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950 |
- riscv expose_csrs 262=scounteren
- riscv expose_csrs 800=mcountinhibit
- riscv expose_csrs 1984=milmb
- riscv expose_csrs 1985=mdlmb
- riscv expose_csrs 1986=mecc_code
- riscv expose_csrs 1987=mnvec
- riscv expose_csrs 1988=mxstatus
- riscv expose_csrs 1989=mpft_ctl
- riscv expose_csrs 1990=mhsp_ctl
- riscv expose_csrs 1991=msp_bound
- riscv expose_csrs 1992=msp_base
- riscv expose_csrs 1993=mdcause
- riscv expose_csrs 1994=mcache_ctl
- riscv expose_csrs 1995=mcctlbeginaddr
- riscv expose_csrs 1996=mcctlcommand
- riscv expose_csrs 1997=mcctldata
- riscv expose_csrs 1998=mcounterwen
- riscv expose_csrs 1999=mcounterinten
- riscv expose_csrs 2000=mmisc_ctl
- riscv expose_csrs 2001=mcountermask_m
- riscv expose_csrs 2002=mcountermask_s
- riscv expose_csrs 2003=mcountermask_u
- riscv expose_csrs 2004=mcounterovf
- riscv expose_csrs 2005=mslideleg
- riscv expose_csrs 2015=mclk_ctl
- riscv expose_csrs 2016=dexc2dbg
- riscv expose_csrs 2017=ddcause
- riscv expose_csrs 2048=uitb
- riscv expose_csrs 2049=ucode
- riscv expose_csrs 2057=udcause
- riscv expose_csrs 2059=ucctlbeginaddr
- riscv expose_csrs 2060=ucctlcommand
- riscv expose_csrs 2500=slie
- riscv expose_csrs 2501=slip
- riscv expose_csrs 2505=sdcause
- riscv expose_csrs 2509=scctldata
- riscv expose_csrs 2511=scounterinten
- riscv expose_csrs 2513=scountermask_m
- riscv expose_csrs 2514=scountermask_s
- riscv expose_csrs 2515=scountermask_u
- riscv expose_csrs 2516=scounterovf
- riscv expose_csrs 2528=scountinhibit
- riscv expose_csrs 2531=shpmevent3
- riscv expose_csrs 2532=shpmevent4
- riscv expose_csrs 2533=shpmevent5
- riscv expose_csrs 2534=shpmevent6
- riscv expose_csrs 4032=micm_cfg
- riscv expose_csrs 4033=mdcm_cfg
- riscv expose_csrs 4034=mmsc_cfg
- riscv expose_csrs 4035=mmsc_cfg2
|