bypass_conflict.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. /*
  2. * Copyright (c) 2006-2024 RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2024-11-20 zhujiale the first version
  9. */
  10. #include <rtthread.h>
  11. #include <rtdevice.h>
  12. #include "utest.h"
  13. static struct rt_serial_device* _serial0;
  14. static struct rt_spinlock lock;
  15. static int cnt = 0;
  16. #define __REG32(x) (*((volatile unsigned int*)((rt_ubase_t)x)))
  17. #define UART_FR(base) __REG32(base + 0x18)
  18. #define UART_DR(base) __REG32(base + 0x00)
  19. #define UARTFR_TXFF 0x20
  20. static rt_err_t utest_get_c(struct rt_serial_device* serial, char ch, void* data)
  21. {
  22. rt_atomic_add(&cnt, 1);
  23. return RT_EOK;
  24. }
  25. static int utest_getc(struct rt_serial_device* serial)
  26. {
  27. static int num = 0;
  28. rt_spin_lock(&lock);
  29. if (rt_atomic_load(&num) == 10)
  30. {
  31. rt_atomic_flag_clear(&num);
  32. rt_spin_unlock(&lock);
  33. return -1;
  34. }
  35. rt_atomic_add(&num, 1);
  36. rt_spin_unlock(&lock);
  37. return 'a';
  38. }
  39. struct hw_uart_device
  40. {
  41. rt_size_t hw_base;
  42. rt_size_t irqno;
  43. };
  44. static int uart_putc(struct rt_serial_device* serial, char c)
  45. {
  46. struct hw_uart_device* uart;
  47. RT_ASSERT(serial != RT_NULL);
  48. uart = (struct hw_uart_device*)serial->parent.user_data;
  49. while (UART_FR(uart->hw_base) & UARTFR_TXFF);
  50. UART_DR(uart->hw_base) = c;
  51. return 1;
  52. }
  53. static const struct rt_uart_ops _utest_ops =
  54. {
  55. RT_NULL,
  56. RT_NULL,
  57. uart_putc,
  58. utest_getc,
  59. };
  60. static void thread_rx1(void* parameter)
  61. {
  62. for (int i = 0; i < 10; i++)
  63. {
  64. rt_hw_serial_isr(_serial0, RT_SERIAL_EVENT_RX_IND);
  65. }
  66. }
  67. static void thread_rx2(void* parameter)
  68. {
  69. for (int i = 0; i < 10; i++)
  70. {
  71. rt_workqueue_dowork(_serial0->bypass->lower_workq, &_serial0->bypass->work);
  72. }
  73. }
  74. static void thread_high_priority(void* parameter)
  75. {
  76. for (int i = 1; i < 10; i++)
  77. {
  78. rt_bypass_upper_register(_serial0, "test", i, utest_get_c, RT_NULL);
  79. rt_bypass_upper_unregister(_serial0, i);
  80. }
  81. }
  82. static void thread_low_priority(void* parameter)
  83. {
  84. for (int i = 0; i < 20; i++)
  85. {
  86. rt_hw_serial_isr(_serial0, RT_SERIAL_EVENT_RX_IND);
  87. }
  88. }
  89. static void bypass_rx_stress_003(void)
  90. {
  91. const struct rt_uart_ops* tmp = _serial0->ops;
  92. rt_thread_t high = rt_thread_create("high_prio", thread_high_priority, RT_NULL, 2048, 15, 10);
  93. rt_thread_t low = rt_thread_create("low_prio", thread_low_priority, RT_NULL, 2048, 20, 10);
  94. rt_atomic_flag_clear(&cnt);
  95. _serial0->ops = &_utest_ops;
  96. rt_bypass_upper_register(_serial0, "test", 0, utest_get_c, RT_NULL);
  97. rt_thread_startup(high);
  98. rt_thread_startup(low);
  99. rt_thread_mdelay(1000);
  100. _serial0->ops = tmp;
  101. rt_bypass_upper_unregister(_serial0, 0);
  102. uassert_true(rt_atomic_load(&cnt) == 200);
  103. }
  104. static void bypass_rx_stress_002(void)
  105. {
  106. const struct rt_uart_ops* tmp = _serial0->ops;
  107. rt_thread_t rx2 = rt_thread_create("rx2", thread_rx1, RT_NULL, 2048, RT_THREAD_PRIORITY_MAX - 5, 10);
  108. rt_thread_t rx3 = rt_thread_create("rx3", thread_rx2, RT_NULL, 2048, RT_THREAD_PRIORITY_MAX - 5, 10);
  109. rt_atomic_flag_clear(&cnt);
  110. _serial0->ops = &_utest_ops;
  111. rt_bypass_lower_register(_serial0, "utest", 0, utest_get_c, RT_NULL);
  112. rt_thread_startup(rx2);
  113. rt_thread_startup(rx3);
  114. rt_thread_mdelay(1000);
  115. uassert_true(rt_atomic_load(&cnt) == 100);
  116. _serial0->ops = tmp;
  117. rt_bypass_lower_unregister(_serial0, 0);
  118. }
  119. static void bypass_rx_stress_001(void)
  120. {
  121. const struct rt_uart_ops* tmp = _serial0->ops;
  122. rt_thread_t rx1 = rt_thread_create("rx1", thread_rx1, RT_NULL, 2048, RT_THREAD_PRIORITY_MAX - 5, 10);
  123. rt_thread_t rx2 = rt_thread_create("rx1", thread_rx1, RT_NULL, 2048, RT_THREAD_PRIORITY_MAX - 5, 10);
  124. cnt = 0;
  125. _serial0->ops = &_utest_ops;
  126. rt_bypass_upper_register(_serial0, "utest", 0, utest_get_c, RT_NULL);
  127. rt_thread_startup(rx1);
  128. rt_thread_startup(rx2);
  129. rt_thread_mdelay(1000);
  130. uassert_true(rt_atomic_load(&cnt) == 200);
  131. _serial0->ops = tmp;
  132. rt_bypass_upper_unregister(_serial0, 0);
  133. }
  134. static rt_err_t utest_tc_init(void)
  135. {
  136. _serial0 = (struct rt_serial_device*)rt_console_get_device();
  137. rt_spin_lock_init(&lock);
  138. return RT_EOK;
  139. }
  140. static rt_err_t utest_tc_cleanup(void)
  141. {
  142. return RT_EOK;
  143. }
  144. static void _testcase(void)
  145. {
  146. UTEST_UNIT_RUN(bypass_rx_stress_001);
  147. UTEST_UNIT_RUN(bypass_rx_stress_002);
  148. UTEST_UNIT_RUN(bypass_rx_stress_003);
  149. }
  150. UTEST_TC_EXPORT(_testcase, "testcase.bypass.conflict.001", utest_tc_init, utest_tc_cleanup, 10);